Abstract:
An assembly of a plurality of tiles (1) with a carrier (40). The tiles (1) comprise a foil (20) with an electro-physical transducer (10) and electrical connectors (24, 28) to said transducer. The tiles are mechanically and electrically coupled to the carrier in a connection portion (1c) of said tiles.
Abstract:
An assembly of a plurality of tiles (1) with a carrier (40). The tiles (1) comprise a foil (20) with an electro-physical transducer (10) and electrical connectors (24, 28) to said transducer. The tiles are mechanically and electrically coupled to the carrier in a connection portion (1c) of said tiles.
Abstract:
A light emitting unit (10), comprises: a light emitting element (15a, 15b, 15c); a plurality of lead frames (11, 12a, 12b, 12c) to which said light emitting element (15a, 15b, 15c) is electrically connected; and a package (13) in which said lead frames (11, 12a, 12b, 12c) are inserted so that at least one end thereof protrudes, and on which a light emitting window (14) is arranged for receiving luminous light from the light emitting element (15a, 15b, 15c), wherein at least the distal ends at said one end of the lead frames (11, 12a, 12b, 12e) are inclined with respect to the light emitting window (14).
Abstract:
The invention relates to a power semiconductor (1) which comprises a housing (2) with a first housing side (5) and an opposite second housing side (6). The first housing side (5) is provided with a cooling body (4) for removing dissipated heat. The second housing side (6) defines an alignment plane (12). The semiconductor (1) is further provided with connecting elements (3) that project from the housing (2) and that are bent in the direction towards the second housing side (6) in such a manner that they project beyond the alignment plane (12) of the second housing side (6). In their terminal regions (11), said connecting elements are adapted to receive SMD components of a printed board (13).
Abstract:
This invention relates to three dimensional packaging of integrated circuit chips (306) into stacks to form cube structures. Between adjacent chips in the stack, there is disposed an electrical interconnection means which is a first substrate (300) having a plurality of conductors (316) one end of which is electrically connected to chip contact locations and the other end of which extends to one side of the chip stack to form a plurality of pin-like electrical interconnection assemblies. The pin-like structures (318) can be formed from projections of the first substrate having an electrical conductor on at least one side thereof extending from this side. Alternatively, the pin-like structures can be formed from conductors which cantilever from both sides of an edge of the first substrate corresponding conductors from both sides are aligned and spaced apart by the first substrate thickness. The spaces contains solder and form solder loaded pin-like structures. The pin-like structures can be directly solder bonded to conductors on a second substrate (302) surface or the pin-like structures can be adapted for insertion into apertures (320) in a second substrate. The second substrate provides a means for electrically interconnecting a plurality of these cubes. Preferably, the first and second substrates are circuitized flexible polymeric films. The second substrate is disposed on a third substrate, such as a PC board, with a resilient material therebetween which permits a heat sink to be pressed into intimate contact with an opposite side of the cube.