-
公开(公告)号:NO20052605A
公开(公告)日:2005-05-30
申请号:NO20052605
申请日:2005-05-30
Applicant: INTERDIGITAL TECH CORP
Inventor: REZNIK ALEXANDER , LI BIN
CPC classification number: H04L25/0232 , H04B1/712 , H04B2201/70701
-
72.
公开(公告)号:CA2544663A1
公开(公告)日:2005-05-26
申请号:CA2544663
申请日:2004-10-21
Applicant: INTERDIGITAL TECH CORP
Inventor: YANG RUI , LI BIN , STERNBERG GREGORY S , PIETRASKI PHILIP J
Abstract: A method and apparatus for estimating and reporting the quality of a wireless communication channel between a wireless transmit/receive unit (WTRU) and a Node-B. A modulated signal is received from the Node-B over the communication channel and a channel estimation is performed on the modulated signal to provide a channel estimate. In one embodiment, the modulated signal is demodulated based on the channel estimate to provide a demodulated signal and a signal-to-interference (SIR) estimate based on the demodulated signal is obtained. The quality of the communication channel is estimated based on at least the SIR estimate. In an alternate embodiment, a SIR estimate based on the channel estimate is obtained. The quality of the communication channel is estimated based on the SIR estimate and additional information including at least one of delay spread, transmit power and WTRU velocity information.
-
73.
公开(公告)号:AR039487A1
公开(公告)日:2005-02-23
申请号:ARP030101484
申请日:2003-04-29
Applicant: INTERDIGITAL TECH CORP
Inventor: LI BIN
Abstract: Se utiliza un CTL simple y robusto para seguimiento de tiempo de componentes de trayectoria múltiple de una senal de espectro ensanchado transmitida a través de un canal inalámbrico evanescente de trayectoria múltiple. Un bucle de seguimiento de código digital incluye las implementaciones de la reunificación de muestras tempranas y tardías de datos a través del uso de una secuencia de pseudo-ruido, una salida de senal de error genera por la reunificación, y el ajuste para una pluralidad de muestras a tiempo, tempranas y tardías, una velocidad de datos de una senal de control provista como una proporción fraccional de una velocidad de datos de senales de error.
-
公开(公告)号:AU2003287674A8
公开(公告)日:2004-06-18
申请号:AU2003287674
申请日:2003-11-17
Applicant: INTERDIGITAL TECH CORP
Inventor: REZNIK ALEXANDER , LI BIN
Abstract: A channel estimation method which reduces the strain on resources of a Rake receiver using a complex weight gain (CWG) algorithm. In one embodiment, a non-adaptive algorithm is used to average blocks of pilot symbols from several slots. In another embodiment, an adaptive algorithm implements sliding window averaging or a recursive filter. Using a CWG algorithm reduces the memory and processor requirements of the Rake receiver.
-
公开(公告)号:NO20072859L
公开(公告)日:2007-06-05
申请号:NO20072859
申请日:2007-06-05
Applicant: INTERDIGITAL TECH CORP
Inventor: YANG RUI , PIETRASKI PHILIP J , STERNBERG GREGORY S , LI BIN , BELURI MIHAELA C , DEMIR ALPASLAN , PAN JUNG-LIN
IPC: H04B7/005
Abstract: An adaptive equalizer including an equalizer filter and a tap coefficients generator used to process a sample data stream derived from a plurality of received signals is disclosed. The tap coefficients generator includes an equalizer tap update unit, a vector norm square estimator, an active taps mask generator, a switch and a pilot amplitude reference unit used to minimize the dynamic range of the equalizer filter. A dynamic mask vector is used to mask active taps generated by the equalizer tap update unit when an unmasked signal output by the equalizer filter is selected by the switch to generate an error signal fed to the equalizer tap update unit. A fixed mask vector is used to mask active taps generated by the equalizer tap update unit when a masked signal output by the equalizer filter is used to generate the error signal.
-
公开(公告)号:CA2597864A1
公开(公告)日:2006-08-24
申请号:CA2597864
申请日:2006-02-07
Applicant: INTERDIGITAL TECH CORP
Inventor: KAEWELL JOHN DAVID JR , REZNIK ALEXANDER , BECKER PETER EDWARD , PAN KYLE JUNG-LIN , DIFAZIO ROBERT A , LI BIN
Abstract: A receiver or an integrated circuit (IC) incorporated therein includes a fast Fourier transform (FFT)-based (or hybrid FFT-based) sliding window block level equalizer (BLE) for generating equalized samples. The BLE includes a noise power estimator, first and second channel estimators, an FFT-based chip level equalizer (CLEQ) and a channel monitor unit. The noise power estimator generates a noise power estimate based on two diverse sample data streams. The channel estimators generate respective channel estimates based on the sample data streams. The channel monitor unit generates a first channel monitor signal including truncated channel estimate vectors based on the channel estimates, and a second channel monitor signal which indicates an approximate rate of change of the truncated channel estimate vectors. The FFT-based CLEQ generates the equalized samples based on the noise power estimate, one-block samples of the first and second sample data streams, the channel estimates and the monitor signals.
-
公开(公告)号:NO20052293L
公开(公告)日:2005-05-10
申请号:NO20052293
申请日:2005-05-10
Applicant: INTERDIGITAL TECH CORP
Inventor: GRIECO DONALD M , ZEIRA ARIELA , DIFAZIO ROBERT A , LI BIN
Abstract: A method for differential phase evaluation of M-ary communication data is employed in which the data consists of N sequential symbols r1 . . . rN, each having one of M transmitted phases. Selected sequences of N−1 elements that represent possible sequences of phase differentials are evaluated using multiple-symbol differential detection. Using r1 as the reference for each phase differential estimate, sN−1 phase differential sequences are selected in the form (P2i, P3i, . . . , PNi) for i=1 to s for evaluating said symbol set, where s is predetermined and 1
-
-
-
-
-
-