가변비트 필드부호 및 비부호 추출처리회로
    3.
    发明授权
    가변비트 필드부호 및 비부호 추출처리회로 失效
    可变位字段标志/非标识摘要处理电路

    公开(公告)号:KR1019930007326B1

    公开(公告)日:1993-08-05

    申请号:KR1019900021824

    申请日:1990-12-26

    Abstract: The circuit comprises the first barrel shifter (1) which obtains original signal data and outputs shifted data according to the offset signal, the 2nd barrel shifter (2) which obtains the above shifted data and outputs SIGN data shifted by the inverting signal of a bit width designating signal, the decoder (4) to decode the above signal.

    Abstract translation: 该电路包括获得原始信号数据并根据偏移信号输出移位数据的第一桶形移位器(1),获得上述移位数据的第二桶形移位器(2),并输出通过位的反相信号移位的SIGN数据 宽度指定信号,解码器(4)解码上述信号。

    동기 및 비동기 혼용방식의 메모리 액세스에서 대기상태 처리회로
    4.
    发明授权
    동기 및 비동기 혼용방식의 메모리 액세스에서 대기상태 처리회로 失效
    用于处理等待状态的存储器访问电路

    公开(公告)号:KR1019930007014B1

    公开(公告)日:1993-07-26

    申请号:KR1019900021834

    申请日:1990-12-26

    Abstract: The circuit for processing standby state includes a latch (1) for latching address signal of a processor at low state of processor output signal (CLK) and for sending latched signal to a flip-flop (2) and a multiplexer latch (4), a flip-flop (2) for delaying processor internal address (ADDR) signal by one clock and for outputting the delayed signal to a scan flip-flop (3) a scan flip-flop (3) for selecting input terminals (T1,D) according to state of stand-by signal (IDWAIT), and a multiplexer latch (4) for selecting signal between output signal of the latch and the scan flip-flop accoding to state of stand-by signal (IDWAIT) and for outputting the selected signal to valid address line (I-EA).

    Abstract translation: 用于处理待机状态的电路包括用于在处理器输出信号(CLK)的低状态下锁存处理器的地址信号并将锁存信号发送到触发器(2)和多路复用器锁存器(4)的锁存器(1) 用于将处理器内部地址(ADDR)信号延迟一个时钟并将延迟的信号输出到扫描触发器(3)的触发器(2),用于选择输入端子(T1,D)的扫描触发器 ),以及多路复用器锁存器(4),用于选择锁存器的输出信号和根据待机信号状态(IDWAIT)的扫描触发器之间的信号,并且用于输出所述待机信号 选择信号到有效地址线(I-EA)。

    분산 주기억장치 데이터베이스의 중복제어 방법
    9.
    发明公开
    분산 주기억장치 데이터베이스의 중복제어 방법 无效
    用于控制分配主存储器数据库的重复的方法

    公开(公告)号:KR1020020043365A

    公开(公告)日:2002-06-10

    申请号:KR1020000072969

    申请日:2000-12-04

    Abstract: PURPOSE: A method for controlling duplication of distribution main memory database is provided to maintain a consistency with respect to duplicate data and increase a reading availability thereof. CONSTITUTION: It is checked whether a reading transaction with respect to 'A','B','C' data items is generated(401) and all locks are obtained(402). If all locks are not obtained, it is checked whether a copy is a primary copy(403). If the copy is not a primary copy, it is checked whether a secondary copy is the latest version(409). If a secondary copy is the latest version, a shared lock is requested(410). It is checked whether the lock is successful(411). If the lock is not successful, a delay is processed(412) and it is checked whether all locks are obtained(402). If a secondary copy is not the latest version, a lock request is transmitted and a lock is waited(413). It is checked whether lock acquisitions from all primary copies are successful(414). If the lock acquisitions are successful, a transmission is prepared(416). The preparation is checked(417) and the transmission is completed(418), and the completion is checked to all primary copies(419).

    Abstract translation: 目的:提供一种用于控制分配主存储器数据库的重复的方法,以保持与重复数据的一致性并增加其读取可用性。 构成:检查是否生成关于“A”,“B”,“C”数据项的读取事务(401),并获得所有锁(402)。 如果没有获得所有锁,则检查副本是否是主副本(403)。 如果副本不是主副本,则检查副本是否是最新版本(409)。 如果辅助副本是最新版本,则请求共享锁(410)。 检查锁是否成功(411)。 如果锁不成功,则处理延迟(412),并检查是否获得所有锁(402)。 如果辅助副本不是最新版本,则发送锁定请求并等待锁定(413)。 检查所有主拷贝的锁获取是否成功(414)。 如果锁获取成功,则准备传输(416)。 检查准备(417),传输完成(418),并检查完成所有主拷贝(419)。

Patent Agency Ranking