METHOD FOR APPLYING A DEPOSITION MODEL IN A SEMICONDUCTOR MANUFACTURING PROCESS

    公开(公告)号:WO2021001109A1

    公开(公告)日:2021-01-07

    申请号:PCT/EP2020/065400

    申请日:2020-06-04

    Abstract: A method for applying a deposition model in a semiconductor manufacturing process is described. The method comprises predicting a deposition profile of a substrate using the deposition model; and using the predicted deposition profile to enhance a metrology target design. The deposition model is calibrated using experimental cross-section profile information from a layer of a physical wafer. In some embodiments, the deposition model is a machine-learning model, and calibrating the deposition model comprises training the machine-learning model. The metrology target design may comprise an alignment metrology target design or an overlay metrology target design, for example.

    METHOD OF DETERMINING MARK STRUCTURE FOR OVERLAY FINGERPRINTS

    公开(公告)号:WO2022111945A1

    公开(公告)日:2022-06-02

    申请号:PCT/EP2021/080243

    申请日:2021-11-01

    Abstract: Described herein is an apparatus and a method for generating a metrology mark structure that can be formed on a chip for measuring overlay characteristics induced by one or more processes performed on the chip by determining features for the metrology mark structure based on a pattern distribution. The method involves obtaining a first function to characterize an overlay fingerprint induced by a process performed on a substrate. Based on the first function, a pattern distribution is derived, the pattern distribution being indicative of a number of features (e.g., indicative of density) within a portion of the substrate. Based on the pattern distribution, physical characteristics (e.g., shape, size, etc.) of the features of the metrology mark structure is determined.

    METHODS OF METROLOGY
    8.
    发明公开

    公开(公告)号:EP4231096A1

    公开(公告)日:2023-08-23

    申请号:EP22157745.5

    申请日:2022-02-21

    Abstract: Disclosed is a method for determining a parameter of interest relating to at least one structure formed on a substrate in a manufacturing process. The method comprises obtaining metrology data relating to a plurality of measurements of the parameter of interest at a respective plurality of measurement locations on the substrate and layout data relating to a layout of a pattern to be applied to said structure, said pattern comprising said at least one structure. The method comprises determining a value for a parameter of interest at one or more locations on the substrate different from said measurement locations from said metrology data and layout data using a trained model, having been trained to be able to interpolate said metrology data using said layout data to an expected value for the parameter of interest.

Patent Agency Ranking