METHOD AND CIRCUIT FOR GENERATING ANALYSIS SIGNAL WHEN CURRENT FLOWING THROUGH POWER TRANSISTOR REACHES LEVEL CLOSETO LIMIT CURRENT

    公开(公告)号:JPH07260838A

    公开(公告)日:1995-10-13

    申请号:JP31904394

    申请日:1994-11-29

    Abstract: PURPOSE: To generate a diagnostic signal indicating reach of current flowing through a power transistor in a presetting level by driving the first circuit, in which maximum current is restricted by a single signal serving as a function of the voltage difference, and a threshold circuit generating the diagnostic signal. CONSTITUTION: A comparator is constructed of a differential amplifier A which can generate a signal as a function of the difference between a reverence voltage E1 and a voltage in a sensing resistor RS, through which current IC flowing in a power transistor T1 (and a load L) flows. The signal generated by the comparator A drives two circuits. The first circuit (LIMITATOR) generates a restriction signal for the maximum current flowing in the transistor T1 and works on a driving circuit (DRIVE) transmitting driving current to the transistor T1 . The second circuit (DIAGNOSTIC) is set by the first circuit and generates a diagnostic signal VD, after the current IC reaches a value smaller than the limit value for the current IC by the previously set value.

    VOLTAGE REFERENCE CIRCUIT WITH NEGATIVE LINEAR TEMPERATURE CHANGE

    公开(公告)号:JPH07295667A

    公开(公告)日:1995-11-10

    申请号:JP32961594

    申请日:1994-12-02

    Abstract: PURPOSE: To provide a circuit that generates a reference voltage with negative temperature coefficient together with a band gap reference voltage with positive temperature coefficient. CONSTITUTION: This circuit includes a network consisting of a Vbe voltage multiplier circuit (K'Vbe) circulating a properly stabilized current against change in a supply voltage between an output node A of an amplifier and a band gap voltage generating network, at least one resistor R connected between a band gap voltage node and ground, and resistive voltage dividers R1, R2 connected to between an output node and ground.

    4.
    发明专利
    未知

    公开(公告)号:DE69530077D1

    公开(公告)日:2003-04-30

    申请号:DE69530077

    申请日:1995-07-31

    Abstract: The principle on which the start up circuit of this invention operates is that of causing the MOS transistor (M2) to be turned on by sensing local electrical quantities thereof, specifically the potential at the drain terminal (D) of the MOS transistor (M2). The basic idea is to inject a small current into the control terminal (G) when the potential at the drain terminal (D) is high. For the purpose, an electric network (SN) is arranged to couple these two terminals together.

    6.
    发明专利
    未知

    公开(公告)号:DE69523908T2

    公开(公告)日:2002-07-25

    申请号:DE69523908

    申请日:1995-07-31

    Abstract: A first principle on which the driver circuit of this invention operates is to delay the turning on of the MOS transistor (M2) by utilizing the time-wise pattern of the circuit input (G) signal rather than generating a delay within the circuit itself. The basic idea is one of using a threshold type of circuit element and arranging for no current to flow toward or from, depending on the type of the MOS transistor, the control terminal before the voltage at the circuit input exceeds a predetermined value. This is achieved, for example, by coupling a Zener diode (D1) serially to the control terminal. Where the input signal is of a kind which increases with a degree of uniformity, the time required to exceed that threshold will correspond to the desired delay. Thus, the driver circuit can match the dynamic range of the input signal automatically.

    7.
    发明专利
    未知

    公开(公告)号:DE69523908D1

    公开(公告)日:2001-12-20

    申请号:DE69523908

    申请日:1995-07-31

    Abstract: A first principle on which the driver circuit of this invention operates is to delay the turning on of the MOS transistor (M2) by utilizing the time-wise pattern of the circuit input (G) signal rather than generating a delay within the circuit itself. The basic idea is one of using a threshold type of circuit element and arranging for no current to flow toward or from, depending on the type of the MOS transistor, the control terminal before the voltage at the circuit input exceeds a predetermined value. This is achieved, for example, by coupling a Zener diode (D1) serially to the control terminal. Where the input signal is of a kind which increases with a degree of uniformity, the time required to exceed that threshold will correspond to the desired delay. Thus, the driver circuit can match the dynamic range of the input signal automatically.

    8.
    发明专利
    未知

    公开(公告)号:DE69316627D1

    公开(公告)日:1998-02-26

    申请号:DE69316627

    申请日:1993-11-29

    Abstract: A diagnostic signal, indicative of the reaching of a predefined level, lower than a fixed maximum limit value, by the current flowing through a power transistor, is generated while employing a single comparator of a reference voltage with the voltage present across a sensing resistance, thus preventing problems arising from different offset characteristics of distinct comparators. By the use of current mirrors, the generation of a diagnostic signal when the current reaches a level that can be fixed very close to the limiting value, may be reliably triggered, irrespectively of the offset characteristic of the single comparator employed.

    9.
    发明专利
    未知

    公开(公告)号:DE69533391D1

    公开(公告)日:2004-09-23

    申请号:DE69533391

    申请日:1995-04-28

    Abstract: The invention relates to a circuit for detecting an overvoltage in an electrical load (Z1) inserted with a first and a second terminal between a feed line (AL) and a control switch (S), the circuit having an output voltage (Vout) at an output terminal (OUT) and comprising: at least one first threshold comparator (C1) having a first input terminal held at a first reference voltage (E1), a second input terminal connected to the feed line (AL) and an output terminal, at least one second threshold comparator (C2) having a first input terminal held at a second reference voltage (E2), a second input terminal connected to a second terminal of the electrical load (Z1), and an output terminal, at least one output transistor (T1) inserted with a first and a second terminal between the feed line (AL) and an output terminal (OUT) of the circuit (1), the transistor (T1) being controlled by at least one logic block (D) having inputs connected to the outputs of the threshold comparators (C1) and (C2), at least one feedback block (R) inserted with an input terminal and an output terminal respectively between the output terminal (OUT) of circuit (1) and a further input terminal to the logic block (D).

    10.
    发明专利
    未知

    公开(公告)号:DE69530077T2

    公开(公告)日:2003-11-27

    申请号:DE69530077

    申请日:1995-07-31

    Abstract: The principle on which the start up circuit of this invention operates is that of causing the MOS transistor (M2) to be turned on by sensing local electrical quantities thereof, specifically the potential at the drain terminal (D) of the MOS transistor (M2). The basic idea is to inject a small current into the control terminal (G) when the potential at the drain terminal (D) is high. For the purpose, an electric network (SN) is arranged to couple these two terminals together.

Patent Agency Ranking