INTEGRATED CIRCUIT AND ITS MANUFACTURING PROCESS

    公开(公告)号:JPH10135332A

    公开(公告)日:1998-05-22

    申请号:JP28044397

    申请日:1997-10-14

    Applicant: IBM

    Abstract: PROBLEM TO BE SOLVED: To make the arranging interval of metallic circuit wiring narrower without increasing cross talk nor capacity coupling, by reducing the dielectric constant of a dielectric material by arranging a dielectric composition containing the resulted product of the reaction between a multi-branched high polymer and an organic polysilica adjacently to the circuit wiring on a substrate. SOLUTION: A dielectric composition 6 containing the resulted product of the reaction between a multi-branched high polymer and an organic polysilica is arranged adjacently to metallic circuit wiring 4 laid on a substrate 2. A suitable multi-branched high polymer includes multi-branched poly(allyl ether phenyl quinoxaline), poly(ether quinoline), poly(allyl ester), poly(ether ketone), etc. In addition, a suitable polysilica includes such silsesquioxane as the phenyl/ C1-6 alykylsilsesquioxane, etc. For example, the dielectric material 6 containing the reaction product is disposed between the metallic circuit wiring 4 laid on the substrate 2 having vertical studs 8.

Patent Agency Ranking