Abstract:
A method for etching a polysilicon gate structure in a plasma etch chamber is provided. The method initiates with defining a pattern protecting a polysilicon film to be etched. Then, a plasma is generated. Next, substantially all of the polysilicon film that is unprotected is etched. Then, a silicon containing gas is introduced and a remainder of the polysilicon film is etched while introducing a silicon containing gas. An etch chamber configured to introduce a silicon containing gas during an etch process is also provided.
Abstract:
A method for etching a bilayer resist defined over a substrate in a plasma etch chamber is provided. The method initiates with introducing the substrate having a pattern defined on a first layer of the bilayer resist into the etch chamber. Then, SiC14 gas flows into the etch chamber. Next, a plasma is struck in the etch chamber while flowing the SiC14 gas. Then the bilayer resist is etched.
Abstract:
A method for etching a bilayer resist defined over a substrate in a plasma etch chamber is provided. The method initiates with introducing the substrate having a pattern defined on a first layer of the bilayer resist into the etch chamber. Then, SiC1 4 gas flows into the etch chamber. Next, a plasma is struck in the etch chamber while flowing the SiC1 4 gas. Then the bilayer resist is etched.
Abstract translation:提供了一种在等离子体蚀刻室中蚀刻限定在衬底上的双层抗蚀剂的方法。 该方法通过将具有限定在双层抗蚀剂的第一层上的图案的基底引入蚀刻室来启动。 然后,SiC 1 H 4气体流入蚀刻室。 接下来,在使SiC1 4气体流动的同时,在蚀刻室中撞击等离子体。 然后刻蚀双层抗蚀剂。
Abstract:
A method for selectively etching a high dielectric constant layer over a silicon substrate is provided. The silicon substrate is placed into an etch chamber. An etchant gas is provided into the etch chamber, where the etchant gas comprises BCl3, an inert diluent, and Cl2, where the flow ratio of the inert diluent to BCl3 is between 2:1 and 1:2, and where the flow ratio of BCl3 to Cl2 is between 2:1 and 20:1. A plasma is generated from the etchant gas to selectively etch the high dielectric constant layer.
Abstract:
A semiconductor manufacturing process wherein an organic antireflective coating is etched with an O2-free sulfur containing gas which provides selectivity with respect to an underlying layer and/or minimizes the lateral etch rate of an overlying photoresist to maintain critical dimensions defined by the photoresist. The etchant gas can include SO2 and a carrier gas such as Ar or He and optional additions of other gases such as HBr. The process is useful for etching 0.25 micron and smaller contact or via openings in forming structures such as damascene structures.
Abstract:
PROBLEM TO BE SOLVED: To provide the method of countermeasure for the change of critical dimension caused by etching of photoresist of an upper layer into lateral direction employing gas containing O 2 in the dry etching of an organic reflection preventing film. SOLUTION: In a semiconductor manufacturing process, an organic reflection preventing film provides selectivity for a lower layer and/or minimizes the etching speed in the lateral direction of photoresist of an upper layer which maintains a critical dimension determined by a photo resist. Accordingly, SO 2 is employed as etchant gas and He, Ar or the like is employed as the carrier gas in the dry etching of the organic reflection preventing film. Another gas such as HBr or the like is added on optional target. This process is useful for the etching of contact opening or beer opening of not more than 0.25 μm upon forming a structure such as a damascene structure or the like. COPYRIGHT: (C)2010,JPO&INPIT
Abstract:
PROBLEM TO BE SOLVED: To provide an etching method in which etching process controllability is improved. SOLUTION: An etching processor for etching a wafer includes a chuck for holding the wafer and a temperature sensor for informing a temperature of the wafer. The chuck includes a heater controlled by a temperature control system. The temperature sensor is operatively coupled to the temperature control system to keep the temperature of the chuck at a selectable setting temperature. A first setting temperature and a second setting temperature are selected. The wafer is placed on the chuck and set to the first setting temperature. The wafer is then processed at the first setting temperature for a first period of time and at the second setting temperature for a second period of time. COPYRIGHT: (C)2010,JPO&INPIT
Abstract:
A METHOD FOR ETCHING A POLYSILICON GATE STRUCTURE IN A PLASMA ETCH CHAMBER IS PROVIDED. THE METHOD INITIATES WITH DEFINING A PATTERN PROTECTING A POLYSILICON FILM TO BE ETCHED.THEN, A PLASMA IS GENERATED. NEXT, SUBSTANTIALLY ALL OF THE POLYSILICON FILM THAT IS UNPROTECTED IS ETCHED. THEN, A SILICON CONTAINING GAS IS INTRODUCED AND A REMAINDER OF THE POLYSILICON FILM IS ETCHED WHILE INTRODUCING A SILICON CONTAINING GAS. AN ETCH CHAMBER CONFIGURED TO INTRODUCE A SILICON CONTAINING GAS DURING AN ETCH PROCESS IS ALSO PROVIDED.
Abstract:
A method for etching a bilayer resist defined over a substrate in a plasma etch chamber is provided. The method initiates with introducing the substrate having a pattern defined on a first layer of the bilayer resist into the etch chamber. Then SiCl 4 gas flows into the etch chamber. Next, a plasma is struck in the etch chamber while flowing the SiCl 4 gas. Then the bilayer resist is etched.