-
公开(公告)号:JPH09167948A
公开(公告)日:1997-06-24
申请号:JP12963996
申请日:1996-05-24
Applicant: SGS THOMSON MICROELECTRONICS , CONS RIC MICROELETTRONICA
Inventor: CANTONE GIUSEPPE , NOVELLI ALDO
IPC: H03K5/1532 , H03K5/1252
Abstract: PROBLEM TO BE SOLVED: To provide a pulse generator provided with one input terminal and with two output terminals from which a pulse is generated respectively depending on an edge of a different type received by the input terminal. SOLUTION: This pulse generator has two separate logic circuit blocks FF1, FF2 of a sequential type and then the production of a pulse at each of two output terminals OR, OS is independently of each other. Thus, the characteristic of each pulse is easily controlled. Furthermore, when the two blocks are interconnected by a proper and simple logic circuit network consisting of G3, G4, it is possible to provide a condition in a simple mode with a degree of freedom between pulses at the two output terminals in the case of producing the pulses.
-
公开(公告)号:DE69530288D1
公开(公告)日:2003-05-15
申请号:DE69530288
申请日:1995-05-31
Applicant: ST MICROELECTRONICS SRL , CONS RIC MICROELETTRONICA
Inventor: CANTONE GIUSEPPE , NOVELLI ALDO
IPC: H03K5/1532 , H03K5/1252 , H03K5/01 , H03K5/153
Abstract: The present invention relates primarily to a pulse generator (GEN) having an input (ID) and two outputs (OR,OS) at which to generate respectively a pulse in relation to a edge of a different type at input. The generator provides two distinct logic circuit blocks of the sequential type hence mutually independent for generation of the pulses at the two outputs. In this manner it is possible to easily control the characteristics of the pulses. In addition, if two blocks are connected with appropriate and simple logic networks (G3,G4) it is possible in the generation phase to impose conditions between the pulses at the two outputs in a simple manner and with a certain freedom.
-