PRECISE ETCHING APPARATUS FOR PREPARING RECESSED-GATE ENHANCEMENT DEVICE AND ETCHING METHOD FOR THE SAME

    公开(公告)号:US20220157609A1

    公开(公告)日:2022-05-19

    申请号:US17598891

    申请日:2019-10-27

    Abstract: The present invention discloses a precise etching apparatus for preparing a recessed-gate enhancement device and an etching method for the same. The apparatus provided by the present invention includes an inductively-coupled plasma etching chamber, a current detection device, an inductive coil, a radio frequency source, a mechanical pump, and a molecular pump. The current detection device is connected with the inductively-coupled plasma etching chamber. The inductive coil is connected with the inductively-coupled plasma etching chamber. The radio frequency source is connected with the inductive coil. The mechanical pump and the molecular pump are connected with the inductively-coupled plasma etching chamber. When a displayed current value is zero during an HEMT device preparation process, the apparatus shuts off a two-dimensional electron gas channel, and etching is terminated, thereby preventing gate leakage caused by over-etching or damage to the two-dimensional electron gas channel, thus achieving precise etching.

    GAN-HEMT DEVICE WITH SANDWICH STRUCTURE AND METHOD FOR PREPARING THE SAME

    公开(公告)号:US20220102540A1

    公开(公告)日:2022-03-31

    申请号:US17439820

    申请日:2019-05-15

    Abstract: A GaN-HEMT device with a sandwich structure and a method for preparing the same are provided. The GaN-HEMT device includes an epitaxial layer and electrodes, wherein the epitaxial layer includes a GaN channel layer (2) and an AlyGa1-y barrier layer (1), and is arranged from top to bottom; the electrodes include a gate electrode (6), a source electrode (7), a drain electrode (5) and a field plate electrode (10), wherein the field plate electrode (10) and the gate electrode (6) are respectively fabricated on an upper surface and a lower surface of the epitaxial layer, and the field plate electrode (10) extends to a region beyond the epitaxial layer and is connected with the gate electrode (6) to form the sandwich structure, and the source electrode (7) and the drain electrode (5) are respectively located at two ends of the epitaxial layer.

    HYBRID FILTER ON CHIP WITH INTEGRATED PASSIVE DEVICE (IPD) AND FILM BULK ACOUSTIC RESONATOR (FBAR)

    公开(公告)号:US20250167765A1

    公开(公告)日:2025-05-22

    申请号:US19017865

    申请日:2025-01-13

    Abstract: A method for preparing a hybrid filter on a chip with IPD and FBAR, includes: preparing a leakage isolation layer on a supporting substrate by deposition; obtaining an inductor layer on the leakage isolation layer, leaving a window at a bottom of a groove surrounding a cross section of a TGV inductor stack on a mask, and patterning an inductor metal simultaneously; forming a first insulating layer on the inductor metal, and forming lead through holes by photolithography; repeating steps and alternately to obtain a three-layer stacked TGV inductor; depositing a second insulating layer on the TGV inductor; depositing two capacitor layers on the second insulating layer, and depositing a third insulating layer between the two capacitor layers to form an MIM capacitor; and preparing a BAW resonator on the MIM capacitor, and connecting the TGV inductor, the MIM capacitor and the BAW resonator through the lead through holes.

    INGAAS FILM GROWN ON SI SUBSTRATE AND METHOD FOR PREPARING THE SAME
    7.
    发明申请
    INGAAS FILM GROWN ON SI SUBSTRATE AND METHOD FOR PREPARING THE SAME 有权
    INGAAS薄膜在基片上生长及其制备方法

    公开(公告)号:US20160218006A1

    公开(公告)日:2016-07-28

    申请号:US15026726

    申请日:2014-12-05

    Abstract: The present invention discloses an InGaAs film grown on a Si substrate, which comprises a Si substrate, a low temperature In0.4Ga0.6As buffer layer, a high temperature In0.4Ga0.6As buffer layer and an In0.53Ga0.47As expitaxial film, arranged sequentially, wherein the low temperature In0.4Ga0.6As buffer layer is an In0.4Ga0.6As buffer layer grown at the temperature of 350˜380®C.; the high temperature In0.4Ga0.6As buffer layer is an In0.4Ga0.6As buffer layer grown at the temperature of 500˜540° C., and the sum of the thickness of the low temperature In0.4Ga0.6As buffer layer and the thickness of the high temperature In0.4Ga0.6As buffer layer is 10˜20 nm. The invention further discloses a method for preparing the InGaAs film. The InGaAs film grown on the Si substrate of the present invention has good crystal quality, is almost completely relaxed, and has a simple preparation process.

    Abstract translation: 本发明公开了一种在Si衬底上生长的InGaAs膜,它包括Si衬底,低温In0.4Ga0.6As缓冲层,高温In0.4Ga0.6As缓冲层和In0.53Ga0.47As外延膜, 其中低温In0.4Ga0.6As缓冲层是在350〜380℃的温度下生长的In 0.4 Ga 0.6 As缓冲层; 高温In0.4Ga0.6As缓冲层是在500〜540℃的温度下生长的In 0.4 Ga 0.6 As缓冲层,低温In0.4Ga0.6As缓冲层的厚度和 高温In0.4Ga0.6As缓冲层的厚度为10〜20nm。 本发明还公开了一种制备InGaAs薄膜的方法。 在本发明的Si衬底上生长的InGaAs膜具有良好的晶体质量,几乎完全松弛,并且具有简单的制备工艺。

    OPTIMAL DESIGN METHOD AND DEVICE FOR BULK ACOUSTIC RESONATOR, AND STORAGE MEDIUM

    公开(公告)号:US20250096764A1

    公开(公告)日:2025-03-20

    申请号:US18580179

    申请日:2023-10-31

    Abstract: A Kriging model-based optimal design method and device for a bulk acoustic resonator, and a storage medium are provided. The Kriging model-based optimal design method includes: determining a structure and a material of a resonator, establishing a corresponding MASON model, and performing one-dimensional simulation on the MASON model to obtain a simulation result; determining, based on the simulation result, a design variable for optimizing the resonator, and constructing a Kriging surrogate model; determining an optimization goal, constructing an optimization problem model based on the optimization goal and the Kriging surrogate model, and solving the optimization problem model to obtain an optimal solution; and reducing upper and lower limits of the design variable to improve optimization accuracy. The Kriging model-based optimal design method can predict a performance indicator of an unknown region based on a data characteristic of an existing variable, thereby saving a time cost of actually preparing a device.

    SOLAR-BLIND AlGaN ULTRAVIOLET PHOTODETECTOR AND PREPARATION METHOD THEREOF

    公开(公告)号:US20240355952A1

    公开(公告)日:2024-10-24

    申请号:US18245943

    申请日:2022-01-25

    CPC classification number: H01L31/108 H01L31/03048 H01L31/1848

    Abstract: The present invention discloses a solar-blind AlGaN ultraviolet (UV) photodetector and a preparation method thereof. The solar-blind AlGaN UV photodetector comprises an UV photodetector epitaxial wafer, including an undoped N-polar plane AlN buffer layer, a carbon-doped N-polar plane AlN layer, a carbon-doped N-polar plane composition-graded AlyGa1-yN layer, and an undoped N-polar plane AlxGa1-xN layer that are grown sequentially on a silicon substrate, and also comprises an insulating layer, an ohmic contact electrode, and a Schottky contact electrode arranged on the UV photodetector epitaxial wafer, as well as a SiNz passivation layer arranged on both sides of the UV photodetector epitaxial wafer, where x=0.5-0.8, y=0.75-0.95, and z=1.33-1.5. The present invention realizes the preparation of the high-performance solar-blind AlGaN UV photodetector, and improves the responsivity and detectivity of the AlGaN UV photodetector′ in the UV solar-blind band.

Patent Agency Ranking