Stacking packages with alignment elements
    97.
    发明申请
    Stacking packages with alignment elements 有权
    堆叠包装与对齐元素

    公开(公告)号:US20080150114A1

    公开(公告)日:2008-06-26

    申请号:US11645242

    申请日:2006-12-21

    Abstract: A stacked microelectronic assembly is disclosed, as are different embodiments related to the same. The stacked microelectronic assembly includes a plurality of stackable microelectronic units each having a semiconductor element mounted on a substrate, and also includes alignment elements which align and stack the units one atop another. The aligned assembly may be heated to melt or to reflow the conductive bonding material between the units, thereby electrically coupling and bonding corresponding conductive terminals on each unit.

    Abstract translation: 公开了堆叠的微电子组件,以及与其相关的不同实施例。 堆叠的微电子组件包括多个可堆叠微电子单元,每个单元具有安装在基板上的半导体元件,并且还包括对准元件,其将单元对准并堆叠在另一个上。 对准的组件可以被加热以熔化或者回流单元之间的导电接合材料,从而电耦合并结合每个单元上相应的导电端子。

    Enabling uniformity of stacking process through bumpers
    98.
    发明申请
    Enabling uniformity of stacking process through bumpers 有权
    通过保险杠实现堆叠过程的一致性

    公开(公告)号:US20080150113A1

    公开(公告)日:2008-06-26

    申请号:US11645016

    申请日:2006-12-21

    Abstract: A stacked semiconductor chip assembly is disclosed, as are different embodiments relating to same. The stacked chip assembly preferably includes a plurality of units which include a substrate with microelectronic components mounted on each. The individual units desirably are thin and directly abut one another so as to provide a low-height assembly and uniform spacing. Warping of the stacked package is desirably limited by placing bumpers between adjacent units to provide a balanced support, while applying a downward pressure on the units during reflow to control height tolerances.

    Abstract translation: 公开了堆叠的半导体芯片组件,以及与之相关的不同实施例。 堆叠式芯片组件优选地包括多个单元,其包括安装在每个单元上的具有微电子部件的基板。 各个单元理想地是薄的并且彼此直接邻接,以便提供低高度的组合和均匀的间隔。 希望通过在相邻单元之间放置缓冲器来提供平衡的支撑,同时在回流期间向单元施加向下的压力以控制高度公差来限制堆叠封装的翘曲。

Patent Agency Ranking