-
公开(公告)号:US11342457B2
公开(公告)日:2022-05-24
申请号:US16633094
申请日:2017-09-18
Applicant: Intel Corporation
Inventor: Prashant Majhi , Willy Rachmady , Brian S. Doyle , Abhishek A. Sharma , Elijah V. Karpov , Ravi Pillarisetty , Jack T. Kavalieros
IPC: H01L29/78 , H01L29/66 , H01L29/786
Abstract: Strained thin film transistors are described. In an example, an integrated circuit structure includes a strain inducing layer on an insulator layer above a substrate. A polycrystalline channel material layer is on the strain inducing layer. A gate dielectric layer is on a first portion of the polycrystalline channel material. A gate electrode is on the gate dielectric layer, the gate electrode having a first side opposite a second side. A first conductive contact is adjacent the first side of the gate electrode, the first conductive contact on a second portion of the polycrystalline channel material. A second conductive contact adjacent the second side of the gate electrode, the second conductive contact on a third portion of the polycrystalline channel material.
-
公开(公告)号:US11335705B2
公开(公告)日:2022-05-17
申请号:US16631811
申请日:2017-09-15
Applicant: Intel Corporation
Inventor: Prashant Majhi , Brian S. Doyle , Ravi Pillarisetty , Abhishek A. Sharma , Elijah V. Karpov
IPC: H01L27/12 , H01L29/423 , H01L29/78
Abstract: Thin film tunnel field effect transistors having relatively increased width are described. In an example, integrated circuit structure includes an insulator structure above a substrate. The insulator structure has a topography that varies along a plane parallel with a global plane of the substrate. A channel material layer is on the insulator structure. The channel material layer is conformal with the topography of the insulator structure. A gate electrode is over a channel portion of the channel material layer on the insulator structure. A first conductive contact is over a source portion of the channel material layer on the insulator structure, the source portion having a first conductivity type. A second conductive contact is over a drain portion of the channel material layer on the insulator structure, the drain portion having a second conductivity type opposite the first conductivity type.
-
公开(公告)号:US20210399113A1
公开(公告)日:2021-12-23
申请号:US17465652
申请日:2021-09-02
Applicant: Intel Corporation
Inventor: Ravi Pillarisetty , Brian S. Doyle , Abhishek A. Sharma , Prashant Majhi , Willy Rachmady , Jack T. Kavalieros , Gilbert Dewey
Abstract: A transistor, including an antiferroelectric (AFE) gate dielectric layer is described. The AFE gate dielectric layer may be crystalline and include oxygen and a dopant. The transistor further includes a gate electrode on the AFE gate dielectric layer, a source structure and a drain structure on the substrate, where the gate electrode is between the source structure and the drain structure. The transistor further includes a source contact coupled with the source structure and a drain contact coupled with the drain structure.
-
公开(公告)号:US11195578B2
公开(公告)日:2021-12-07
申请号:US16636904
申请日:2017-09-29
Applicant: Intel Corporation
Inventor: Ravi Pillarisetty , Abhishek A. Sharma , Brian S. Doyle , Elijah V. Karpov , Prashant Majhi
Abstract: One embodiment of a memory device comprises a selector and a storage capacitor in series with the selector. A further embodiment comprises a conductive bridging RAM (CBRAM) in parallel with a storage capacitor coupled between the selector and zero volts. A plurality of memory devices form a 1S-1C or a 1S-1C-CBRAM cross-point DRAM array with 4F2 or less density.
-
公开(公告)号:US11152429B2
公开(公告)日:2021-10-19
申请号:US15942115
申请日:2018-03-30
Applicant: INTEL CORPORATION
Inventor: Abhishek A. Sharma , Brian S. Doyle , Ravi Pillarisetty , Prashant Majhi , Elijah V. Karpov
IPC: H01L27/24 , H01L43/08 , H01L27/22 , H01L29/786 , H01L29/16 , H01L29/20 , H01L29/78 , H01L27/108 , H01L43/12 , H01L45/00 , H01L29/66
Abstract: An integrated circuit structure includes: a field-effect transistor including a semiconductor region including a semiconductor material having a bandgap less than or equal to that of silicon, a semiconductor source and a semiconductor drain, the semiconductor region being between the semiconductor source and the semiconductor drain, a gate electrode, a gate dielectric between the semiconductor region and the gate electrode, a source contact adjacent to the semiconductor source, and a drain contact adjacent to the semiconductor drain; and a resistive switch or a capacitor electrically connected to the drain contact. One of the source contact and the drain contact includes a threshold switching region, to be a selector for the resistive switch or the capacitor. In some embodiments, the threshold switching region includes a threshold switching oxide or a threshold switching chalcogenide, and the resistive switch or the capacitor is part of a resistive memory cell or capacitive memory cell.
-
公开(公告)号:US10950660B2
公开(公告)日:2021-03-16
申请号:US16328533
申请日:2016-09-29
Applicant: Intel Corporation
Inventor: Kaan Oguz , Kevin P. OBrien , Brian S. Doyle , Charles C. Kuo , Mark L. Doczy
Abstract: A perpendicular spin transfer torque memory (pSTTM) device incorporates a magnetic tunnel junction (MTJ) device having a free magnetic stack and a fixed magnetic stack separated by a dielectric tunneling layer. The free magnetic stack includes an uppermost magnetic layer that is at least partially covered by a cap layer. The cap layer is at least partially covered by a protective layer containing at least one of: ruthenium (Ru); cobalt/iron/boron (CoFeB); molybdenum (Mo); cobalt (Co); tungsten (W); or platinum (Pt). The protective layer is at least partially covered by a cap metal layer which may form a portion of MTJ electrode. The protective layer minimizes the occurrence of physical and/or chemical attack of the cap layer by the materials used in the cap metal layer, beneficially improving the interface anisotropy of the MTJ free magnetic layer.
-
37.
公开(公告)号:US10897009B2
公开(公告)日:2021-01-19
申请号:US16414956
申请日:2019-05-17
Applicant: INTEL CORPORATION
Inventor: Niloy Mukherjee , Ravi Pillarisetty , Prashant Majhi , Uday Shah , Ryan E Arch , Markus Kuhn , Justin S. Brockman , Huiying Liu , Elijah V Karpov , Kaan Oguz , Brian S. Doyle , Robert S. Chau
IPC: H01L45/00
Abstract: Resistive memory cells, precursors thereof, and methods of making resistive memory cells are described. In some embodiments, the resistive memory cells are formed from a resistive memory precursor that includes a switching layer precursor containing a plurality of oxygen vacancies that are present in a controlled distribution therein, optionally without the use of an oxygen exchange layer. In these or other embodiments, the resistive memory precursors described may include a second electrode formed on a switching layer precursor, wherein the second electrode is includes a second electrode material that is conductive but which does not substantially react with oxygen. Devices including resistive memory cells are also described.
-
公开(公告)号:US10832847B2
公开(公告)日:2020-11-10
申请号:US15735622
申请日:2015-06-26
Applicant: Intel Corporation
Inventor: Brian S. Doyle , Kaan Oguz , Kevin P. O'Brien , David L. Kencke , Charles C. Kuo , Mark L. Doczy , Satyarth Suri , Robert S. Chau
IPC: H01L43/02 , H01L43/08 , H01L43/10 , H01F10/193 , H01F10/32
Abstract: An embodiment includes an apparatus comprising: a substrate; a magnetic tunnel junction (MTJ), on the substrate, comprising a fixed layer, a free layer, and a dielectric layer between the fixed and free layers; and a first synthetic anti-ferromagnetic (SAF) layer, a second SAF layer, and an intermediate layer, which includes a non-magnetic metal, between the first and second SAF layers; wherein the first SAF layer includes a Heusler alloy. Other embodiments are described herein.
-
公开(公告)号:US10832749B2
公开(公告)日:2020-11-10
申请号:US15735625
申请日:2015-06-26
Applicant: Intel Corporation
Inventor: Charles C. Kuo , Justin S. Brockman , Juan G. Alzate Vinasco , Kaan Oguz , Kevin P. O'Brien , Brian S. Doyle , Mark L. Doczy , Satyarth Suri , Robert S. Chau
Abstract: An embodiment includes an apparatus including: a substrate; a perpendicular magnetic tunnel junction (pMTJ), on the substrate, including a first fixed layer, a second fixed layer, and a free layer between the first and second fixed layers; a first dielectric layer between the first fixed layer and the free layer; and a second layer between the second fixed layer and the free layer. Other embodiments are described herein.
-
40.
公开(公告)号:US10804460B2
公开(公告)日:2020-10-13
申请号:US16097801
申请日:2016-07-01
Applicant: MD Tofizur Rahman , Christopher J. Wiegand , Brian Maertz , Daniel G. Ouellette , Kaan Oguz , Brian S. Doyle , Mark L. Doczy , Daniel B. Bergstrom , Justin S. Brockman , Oleg Golonzka , Tahir Ghani , Intel Corporation
Inventor: MD Tofizur Rahman , Christopher J. Wiegand , Brian Maertz , Daniel G. Ouellette , Kevin P. O'Brien , Kaan Oguz , Brian S. Doyle , Mark L. Doczy , Daniel B. Bergstrom , Justin S. Brockman , Oleg Golonzka , Tahir Ghani
Abstract: Material layer stack structures to provide a magnetic tunnel junction (MTJ) having improved perpendicular magnetic anisotropy (PMA) characteristics. In an embodiment, a free magnetic layer of the material layer stack is disposed between a tunnel barrier layer and a cap layer of magnesium oxide (Mg). The free magnetic layer includes a Cobalt-Iron-Boron (CoFeB) body substantially comprised of a combination of Cobalt atoms, Iron atoms and Boron atoms. A first Boron mass fraction of the CoFeB body is equal to or more than 25% (e.g., equal to or more than 27%) in a first region which adjoins an interface of the free magnetic layer with the tunnel barrier layer. In another embodiment, the first Boron mass fraction is more than a second Boron mass fraction in a second region of the CoFeB body which adjoins an interface of the free magnetic layer with the cap layer.
-
-
-
-
-
-
-
-
-