Abstract:
A non-contact in-situ temperature measurement apparatus for a single crystal substrate (24) such as a semiconductor wafer using X-ray diffraction. Utilizing the Bragg condition for X-ray diffraction, the lattice constant of the semiconductor substrate can be determined either by measuring the diffraction angle for a monochromatic X-ray (monochromatic approach) or by measuring the wavelength of an X-ray diffracted with a certain scattering angle (polychromatic approach). The lattice constant, as a well-known function of temperature, is finally converted into the temperature of the semiconductor substrate.
Abstract:
An improved etch behavior is promoted to generate vertical sidewalls for fuse links that will promote reliable and repeatable laser cutting of the fuse links. In one embodiment, dummy structures are added adjacent to fuse links in order to obtain the vertical sidewalls for reliable fuse deletion. The dummy structures form no part of the fuse or circuit structure but, because of the proximity of the dummy structures to the fuse links, vertical sidewalls are promoted in a reactive ion etch which is used to form the fuse array. In another embodiment, the vertical sidewalls of the fuse links are achieved in a damascene process in which grooves are formed in an oxide layer and filled with a metal. These grooves correspond to the fuse links and alternating dummy structures. Once filled, the surface is planarized using a chemical-mechanical process. The dummy structures provide reinforcement for the metallization (metal and dielectric film), maintaining the integrity of the metallization. In both embodiments, the vertical sidewalls and constant height of the resulting fuse links promote reliable laser cutting.
Abstract:
PROBLEM TO BE SOLVED: To reduce the latch up incidence of an ESD structure by suppressing the injection of minority carriers in one or both parasitic bipolar transistors, components unique to the ESD structure. SOLUTION: An ESD structure 300 has some semiconductor diffused regions substituted by contacts 316, 320, 328 which form Schottky barrier diodes with underlying semiconductor diffused regions. The Schottky barrier diode is a majority carrier device with a few of minority carriers when being forward biased. This suppresses the possible bipolar operation from bringing up the latch up in the ESD structure. Since the SDB is a majority carrier device, a very few of minority carrier will be injected when the SBD is forward biased, thus preventing the latch up.
Abstract:
PROBLEM TO BE SOLVED: To provide an improved method and instrument for in-situ/noncontact temperature measurement in a semiconductor process. SOLUTION: A single crystal silicon wafer is arranged in a process chamber, the first and second incident X-ray sources are communicated respectively with the wafer in the process chamber, an X-ray having the first prescribed wave length is selected from the first X-ray source, an X-ray having the second prescribed wave length is selected from the second X-ray source, wherein the first prescribed wave length is different mutually from the second prescribed wave length, the selected X-ray is focused in a measuring spot on the wafer, the first and second X-rays reflected from the wafer are received, and a lattice constant of the wafer is detected taking shift motion or deflection of the wafer under measurement of a temperature into consideration, based on the received reflected X-ray of the first prescribed wave length and the received reflected X-ray of the second prescribed wave length, so as to find the temperature of the wafer determined by the lattice constant. COPYRIGHT: (C)2006,JPO&NCIPI
Abstract:
PROBLEM TO BE SOLVED: To form a simplified crack stop compatible with a shallow fuse etching treatment usable for the present low-cost redundant structure using a high level metal fuse. SOLUTION: A final level metallization(LLM) etching is modified to enable a bond pad/fuse/crack-stop etching in a high productivity single step. A stack formed on the edge of a dicing channel at metallization levels M0, M1, M2 easily removed after the modified LLM etching before dicing to physically separate an insulation film covering dicing channels from an insulator covering electrically active chip regions. The separation prevents the crack from expanding to the active chip region via the insulator in the dicing channel.
Abstract:
A sputtering deposition wherein high aspect ratio apertures are coated with conductive films exhibiting low bulk resistivity, low impurity concentrations, and regular morphologies. A collimator is used having an aspect ratio that approximates the aspect ratio of the apertures. The resulting film thickness at the bottom of the aperture is at least 2X what can be achieved using conventional sputtering methods. The amount of material deposited at the bottom of the apertures can be further enhanced by elevating the temperature of the substrate (e.g. 450 C) during the deposition process.
Abstract:
Fluorine-doped oxide is formed that is resistant to water absorption by the use of two sources of silicon, one being the fluorine precursor and the other being available to react with excess fluorine from the fluorine precursor, thereby reducing the number of fluorine radicals in the layer; the fluorine precursor containing a glass-forming element that combines with the other glass constituents to carry into the gas a diatomic radical containing one atom of fluorine and one atom of the glass-forming element. In particular, comparison between traces of undoped oxide and fluorosilicate glass clearly shows that the former has a greater SIOH concentration which is a manufacturing yield detractor.