-
公开(公告)号:GB2528443B
公开(公告)日:2016-12-14
申请号:GB201412875
申请日:2014-07-21
Applicant: IBM
Inventor: CEDRIC LICHTENAU , SILVIA MELITTA MUELLER , STEVEN R CARLOUGH
-
公开(公告)号:GB2530990A
公开(公告)日:2016-04-13
申请号:GB201417582
申请日:2014-10-06
Applicant: IBM
Inventor: MICHAEL KROENER , SILVIA MELITTA MUELLER , STEVEN R CARLOUGH , MICHAEL KLEIN , KERSTIN SCHELM , PETRA LEBER , JUERGEN HAESS
Abstract: A decimal floating point unit for performing add or subtract calculations on a first (100) and second operand (101) comprising unpacking S200 the first and second operand such as by formatting 128 bit width mantissa to be 136 bit wide; conditionally swapping S202 the first and second operand, if an exponent (104) of the first operand is less than an exponent (105) of the second operand, and aligning S204, S206 the operands based on the exponent difference and a number of leading zeroes in the operand with the larger exponent. Adding or subtracting the operands S208 is performed on the aligned operands with normalizing and rounding of the result which is then packed S210. Binary floating point arithmetic can also be performed on the decimal floating point unit which may be pipelined.
-
公开(公告)号:GB2595191B
公开(公告)日:2022-09-21
申请号:GB202112124
申请日:2020-01-27
Applicant: IBM
Inventor: CEDRIC LICHTENAU , REID COPELAND , PETRA LEBER , JONATHAN BRADBURY , SILVIA MELITTA MUELLER , XIN GUO
Abstract: Digit validation check control for execution of an instruction. A process obtains an instruction to perform operation(s) using input value(s). The instruction includes a no validation indicator for controlling whether digit validation check control is enabled for execution of the instruction. The process executes the instruction, including determining, based on the no validation indicator, whether digit validation check control is enabled for execution of the instruction, and performing processing based on the determining. Based on the no validation indicator being set to a defined value, digit validation check control is enabled and the processing includes forcing a digit check error indicator output by the executing to indicate no digit check error with respect to the at least one input value.
-
公开(公告)号:GB2603653A
公开(公告)日:2022-08-10
申请号:GB202202229
申请日:2020-07-21
Applicant: IBM
Inventor: BRIAN THOMPTO , MAARTEN BOERSMA , ANDREAS WAGNER , JOSE EDUARDO MOREIRA , HUNG LE , SILVIA MELITTA MUELLER , DUNG NGUYEN
IPC: G06F9/30
Abstract: A computer system, processor, and method for processing information is disclosed that includes at least one computer processor; a main register file associated with the at least one processor, the main register file having a plurality of entries for storing data, one or more write ports to write data to the main register file entries, and one or more read ports to read data from the main register file entries; one or more execution units including a dense math execution unit; and at least one accumulator register file having a plurality of entries for storing data. The results of the dense math execution unit in an aspect are written to the accumulator register file, preferably to the same accumulator register file entry multiple times, and the data from the accumulator register file is written to the main register file.
-
公开(公告)号:GB2573239B
公开(公告)日:2020-03-04
申请号:GB201911402
申请日:2018-01-08
Applicant: IBM
Inventor: MICHAEL KLAUS KROENER , UDO KRAUTZ , TINA BABINSKY , SILVIA MELITTA MUELLER , ANDREAS WAGNER
Abstract: A floating-point unit, configured to implement a fused-multiply-add operation on three 128 bit wide operands is provided, which includes a 113×113-bit multiplier; a left shifter; a right shifter; a select circuit including a 3-to-2 compressor; an adder connected to the dataflow from the select circuit; a first feedback path connecting a carry output of the adder to the select circuit; a second feedback path connecting the output of the adder to the shifters for passing an intermediate wide result through the shifters.
-
公开(公告)号:MX2019003610A
公开(公告)日:2019-06-17
申请号:MX2019003610
申请日:2017-09-21
Applicant: IBM
Inventor: JONATHAN BRADBURY , REID COPELAND , SILVIA MELITTA MUELLER , STEVEN CARLOUGH
Abstract: Se ejecuta una instrucción para llevar a cabo una operación de multiplicación y desplazamiento. La ejecución incluye multiplicar un primer valor y un segundo valor obtenido por la instrucción para obtener un producto. El producto se desplaza en una dirección especificada por una cantidad seleccionada definida por el usuario para proporcionar un resultado, y el resultado se coloca en una ubicación seleccionada. El resultado será utilizado en el procesamiento dentro del entorno de computación.
-
公开(公告)号:BR112019006622B1
公开(公告)日:2022-06-14
申请号:BR112019006622
申请日:2017-09-21
Applicant: IBM
Inventor: SCHWARZ ERIC , BRADBURY JONATHAN , COPELAND REID , SILVIA MELITTA MUELLER , CARLOUGH STEVEN
IPC: G06F7/491
Abstract: uma instrução para executar uma operação de deslocamento e divisão é executada. a execução inclui o deslocamento de um valor em uma direção especificada por um valor selecionado para fornecer um dividendo, o valor selecionado sendo definido pelo usuário. o dividendo é dividido por um divisor para obter um quociente. pelo menos um subconjunto do quociente é selecionado como resultado. o resultado deve ser usado no processamento dentro do ambiente computacional.
-
公开(公告)号:BR112019006632B1
公开(公告)日:2022-06-07
申请号:BR112019006632
申请日:2017-09-21
Applicant: IBM
Inventor: BRADBURY JONATHAN , COPELAND REID , SILVIA MELITTA MUELLER , CARLOUGH STEVEN
IPC: G06F7/491
Abstract: uma instrução para executar uma operação de multiplicação e deslocamento é executada. a execução inclui a multiplicação de um primeiro valor e um segundo valor obtidos pela instrução para obter um produto. o produto é deslocado em uma direção especificada por uma quantidade selecionada definida pelo usuário para fornecer um resultado e o resultado é colocado em um local selecionado. o resultado deve ser usado no processamento dentro do ambiente computacional.
-
公开(公告)号:GB2595191A
公开(公告)日:2021-11-17
申请号:GB202112124
申请日:2020-01-27
Applicant: IBM
Inventor: CEDRIC LICHTENAU , REID COPELAND , PETRA LEBER , JONATHAN BRADBURY , SILVIA MELITTA MUELLER , XIN GUO
IPC: G06F9/455
Abstract: Digit validation check control for execution of an instruction. A process obtains an instruction to perform operation(s) using input value(s). The instruction includes a no validation indicator for controlling whether digit validation check control is enabled for execution of the instruction. The process executes the instruction, including determining, based on the no validation indicator, whether digit validation check control is enabled for execution of the instruction, and performing processing based on the determining. Based on the no validation indicator being set to a defined value, digit validation check control is enabled and the processing includes forcing a digit check error indicator output by the executing to indicate no digit check error with respect to the at least one input value.
-
公开(公告)号:GB2573239A
公开(公告)日:2019-10-30
申请号:GB201911402
申请日:2018-01-08
Applicant: IBM
Inventor: MICHAEL KLAUS KROENER , UDO KRAUTZ , TINA BABINSKY , SILVIA MELITTA MUELLER , ANDREAS WAGNER
Abstract: A floating-point unit (10), being configured to implement a fused-multiply-add operation on three 128 bit wide operands (100, 102, 104), comprising: (i) a 113×113-bit multiplier (14); (ii) a left shifter (18); (iii) a right shifter (20); (iv) a select circuit (24) comprising a 3-to-2 compressor (25); (v) an adder (26) connected to the dataflow from the select circuit (24); (vi) a first feedback path (36) connecting a carry output (91) of the adder (26) to the select circuit (24); (vii) a second feedback path (38) connecting the output of the adder (26) to the shifters (18, 20) for passing an intermediate wide result (86) through the shifters (18, 20).
-
-
-
-
-
-
-
-
-