에스디 메모리 카드용 적층 칩 패키지
    43.
    发明公开
    에스디 메모리 카드용 적층 칩 패키지 无效
    SD存储卡的堆叠芯片包

    公开(公告)号:KR1020020091976A

    公开(公告)日:2002-12-11

    申请号:KR1020010030809

    申请日:2001-06-01

    Inventor: 김평완

    CPC classification number: H01L2224/4826

    Abstract: PURPOSE: A stack chip package for SD(Secure Digital) memory card is provided to minimize a size of the SD memory card by stacking a flash memory chip and a controller chip within one package body. CONSTITUTION: A flash memory chip and a controller chip(10) are adhered on an upper face and a lower face(31) of a die pad(32). A front end portion of a lead(34) extended to the die pad(32) is electrically connected with a flash memory chip and a controller chip(10). An electrical connection portion including the flash memory chip and the controller chip(10) is protected by a package body(50). The controller chip(10) is adhered on a lower face of the die pad(31). The first electrode pads(12) are formed on both sides of edges of the controller chip(10). The flash memory chip is adhered on an upper face of the die pad(32). The second electrode pads are formed on both sides of edges of the flash memory chip. An inner lead(36) is extended to four sides of the die pad(32). An outer lead(38) is projected to the outside of the package body(50). The inner lead(36) is formed with the first and the second inner leads(35,37).

    Abstract translation: 目的:提供用于SD(安全数字)存储卡的堆叠芯片封装,以通过将闪存芯片和控制器芯片堆叠在一个封装体内来最小化SD存储卡的尺寸。 构成:闪存芯片和控制器芯片(10)粘附在芯片焊盘(32)的上表面和下表面(31)上。 延伸到管芯焊盘(32)的引线(34)的前端部分与闪存芯片和控制器芯片(10)电连接。 包括闪存芯片和控制器芯片(10)的电连接部分由封装体(50)保护。 控制器芯片(10)粘附在芯片焊盘(31)的下表面上。 第一电极焊盘(12)形成在控制器芯片(10)的边缘的两侧。 闪存芯片粘附在芯片焊盘(32)的上表面上。 第二电极焊盘形成在闪存芯片的边缘的两侧。 内引线(36)延伸到管芯焊盘(32)的四个侧面。 外引线(38)突出到封装主体(50)的外部。 内引线(36)形成有第一和第二内引线(35,37)。

    이미지 센서 패키지
    45.
    发明公开
    이미지 센서 패키지 审中-实审
    图像传感器包装

    公开(公告)号:KR1020150098422A

    公开(公告)日:2015-08-28

    申请号:KR1020140019694

    申请日:2014-02-20

    Abstract: 마이크로 렌즈가 구비된 복수의 단위 픽셀을 보호하기 위한 투명 보호 커버를 포함하는 이미지 센서 패키지를 제공한다. 서로 반대되는 제1 면과 제2 면을 가지며, 제1 면에 형성되는 복수의 단위 픽셀을 포함하는 센서 어레이 영역 및 센서 어레이 영역의 주위에 배치되는 패드를 포함하는 패드 영역으로 이루어지는 기판, 복수의 단위 픽셀 상에 각각 형성되는 복수의 마이크로 렌즈, 복수의 마이크로 렌즈를 덮는 적어도 2개의 투명 물질층 및 적어도 2개의 투명 물질층을 사이에 두고 복수의 마이크로 렌즈 상에 부착되는 투명 보호 커버를 포함한다.

    Abstract translation: 提供了一种图像传感器封装,其包括用于保护具有微透镜的单元像素的透明保护盖。 图像传感器封装包括:具有第一表面和第二表面的基板,具有包括形成在第一表面上的单位像素的传感器阵列区域和具有布置在传感器阵列区域周围的焊盘的焊盘区域; 分别形成在所述单位像素上的多个微透镜; 覆盖所述多个微透镜的至少两个透明材料层; 以及透明保护罩,其通过插入所述至少两个透明材料层而形成并附接到所述微透镜上。

    이미지 센서 패키지
    48.
    发明公开
    이미지 센서 패키지 无效
    图像传感器包装

    公开(公告)号:KR1020140016023A

    公开(公告)日:2014-02-07

    申请号:KR1020120082969

    申请日:2012-07-30

    CPC classification number: H01L31/0203 H01L27/14618

    Abstract: An image sensor package includes a package substrate, an image sensor chip, a holder, and a cover glass. The image sensor chip is arranged on the upper surface of the package substrate and is electrically connected to the package substrate. The holder is arranged on the upper surface of the package substrate and has a cavity accommodating the image sensor chip. Also, the holder has a rounded edge part and a rounded corner part for reinforcing rigidity against thermal stress. A cover glass covers the cavity of the holder. Therefore, the rigidity against the thermal stress is reinforced.

    Abstract translation: 图像传感器封装包括封装基板,图像传感器芯片,保持器和盖玻璃。 图像传感器芯片布置在封装基板的上表面上并与封装基板电连接。 保持器布置在封装基板的上表面上,并且具有容纳图像传感器芯片的空腔。 此外,保持器具有圆形边缘部分和用于加强抗热应力的刚性的圆角部。 盖玻璃覆盖支架的空腔。 因此,抵抗热应力的刚性得到加强。

    반도체 패키지
    50.
    发明公开
    반도체 패키지 有权
    半导体太阳能电池和具有相同功能的电子设备

    公开(公告)号:KR1020090038643A

    公开(公告)日:2009-04-21

    申请号:KR1020070104035

    申请日:2007-10-16

    Abstract: A semiconductor package and an electronic device including the same are provided to improve reliability of a semiconductor package by minimizing a disconnection phenomenon and a crack of a wiring due to a thermal or mechanical stress. A semiconductor package(100) includes a semiconductor chip(110) and a molding film(120). The semiconductor chip and the molding film have a quadrangle plane structure. The semiconductor chip includes a plurality of die pads(130). The semiconductor package includes a plurality of out terminals(140) connected to the die pads. The die pads are arranged on four surfaces or two surfaces of the semiconductor chip. The out terminals are arranged around the semiconductor chip. A wiring(150) is extended from the die pad to the out terminal, and is overlapped with an interface(160) between the semiconductor chip and the molding film. A part(170) overlapped with the interface has a wider width than a different part.

    Abstract translation: 提供半导体封装和包括该半导体封装的电子器件,以通过最小化由于热或机械应力引起的断线现象和布线裂纹来提高半导体封装的可靠性。 半导体封装(100)包括半导体芯片(110)和模制薄膜(120)。 半导体芯片和成型膜具有四边形平面结构。 半导体芯片包括多个管芯焊盘(130)。 半导体封装包括连接到管芯焊盘的多个端子(140)。 芯片焊盘布置在半导体芯片的四个表面或两个表面上。 输出端子布置在半导体芯片周围。 布线(150)从芯片焊盘延伸到外部端子,并且与半导体芯片和成型膜之间的接口(160)重叠。 与界面重叠的部分(170)具有比不同部分宽的宽度。

Patent Agency Ranking