Pushbutton keyboard switch array and associated printed circuit logic cards
    1.
    发明授权
    Pushbutton keyboard switch array and associated printed circuit logic cards 失效
    按钮键盘开关阵列和相关印刷电路卡

    公开(公告)号:US3676615A

    公开(公告)日:1972-07-11

    申请号:US3676615D

    申请日:1970-07-13

    Applicant: IBM

    Inventor: WIEDMER FRITZ S

    Abstract: In a keyboard, an elastic diaphragm switch array and logic, including strobe and rollover protection. The switch includes a diaphragm, a separator, and a switch card. The diaphragm comprises a gold plated continuous sheet of thin spring material and serves as a ground or voltage plane. The switch card has a gold plated pie pattern or switch array at each key location, with generally as many pie sections as there are bits in the code to be produced. Each pie section is wired directly by double sided wiring and through-holes in the switch card to the appropriate output code pin. No decoding or encoding logic is required to produce the code. Strobe logic is provided for assuring that all pie sections have made contact with the diaphragm and rollover protection logic is provided for assuring that only one key is depressed. A key button is provided for pressing the diaphragm through the separator to make contact with the switch card pie pattern.

    Abstract translation: 在键盘上,弹性膜片开关阵列和逻辑,包括闪光灯和翻转保护。 开关包括隔膜,隔板和开关卡。 隔膜包括镀金的薄弹簧材料片,用作接地或电压平面。 开关卡在每个键位置都有一个镀金饼图或开关阵列,其中通常与要生产的代码中的位一样多的饼形部分。 每个饼图部分通过双面接线和开关卡中的通孔直接连接到相应的输出代码引脚。 不需要解码或编码逻辑来产生代码。 提供了选通逻辑,用于确保所有饼形部分已经与隔膜接触,提供翻转保护逻辑用于确保只有一个键被按下。 提供了一个按钮,用于通过分离器按压隔膜以与开关卡饼图形接触。

    Electric signal exchange switching arrangement
    2.
    发明授权
    Electric signal exchange switching arrangement 失效
    电信号交换切换装置

    公开(公告)号:US3892925A

    公开(公告)日:1975-07-01

    申请号:US47568274

    申请日:1974-06-03

    Applicant: IBM

    CPC classification number: H04Q11/04

    Abstract: A multiple of telephone or like communications signal transmission lines are interconnected in time division multiplex (TDM) mode by integrated semiconductor switching circuitry. Preferably, electronic solid state structure most suitable for embodying field effect transistors (FET) and like associated devices is arranged in modular chip components permitting extension to large numbers of transmission lines, as desired. Input or calling transmission line terminals are connected to node busses by FET switches in predetermined time sequence under control of a central processing unit. Preferably, a separate timing pulse train generating circuit is used for the switching operation. Output or called transmission line terminals are connected to the node busses in predetermined time sequence at which every calling line is sampled at least once each switching cycle. Signal bandwidth is adjustable by arranging the switching circuitry to sample a calling line one, two, or more times in each switching cycle. Conventional semiconductor structure inherently forms capacitors of substantial reactance between the node busses and points of reference potential. Circuitry is incorporated in the arrangement for discharging the capacitors prior to connecting the input signal lines to the node busses. The circuitry also incorporates FET switch elements arranged for isolating uncalled output terminals from the switching circuitry, and for short circuiting each pair of idle output terminals.

    Abstract translation: 电话或类似通信信号传输线路的多个通过集成半导体开关电路以时分复用(TDM)模式相互连接。 优选地,根据需要,最适于体现场效应晶体管(FET)等相关器件的电子固态结构被布置在允许扩展到大量传输线的模块化芯片组件中。 在中央处理单元的控制下,输入或呼叫传输线路终端通过FET开关以预定的时间顺序连接到节点总线。 优选地,单独的定时脉冲串生成电路用于切换操作。 输出或称为传输线路终端以预定的时间顺序连接到节点总线,每个呼叫线路在每个切换周期至少采样一次。 信号带宽可通过安排开关电路在每个开关周期中对一个或两个或更多次的呼叫线路进行采样来调整。 常规的半导体结构固有地形成节点总线和参考点之间的实质电抗的电容器。 在将输入信号线连接到节点总线之前,将电路并入用于放电电容器的布置。 该电路还包括FET开关元件,用于将不需要的输出端子与开关电路隔离,并且用于短路每对空闲输出端子。

    Eds serial switch array
    3.
    发明授权
    Eds serial switch array 失效
    EDS串行开关阵列

    公开(公告)号:US3676616A

    公开(公告)日:1972-07-11

    申请号:US3676616D

    申请日:1970-12-21

    Applicant: IBM

    Inventor: WIEDMER FRITZ S

    Abstract: In a keyboard, an elastic diaphragm switch array providing mechanical strobe and rollover protection, and/or a serial signal output. The switch includes a diaphragm, a separator, and a switch card. The diaphragm comprises a gold-plated continuous sheet of thin spring material and serves as a ground or voltage plane or voltage adder. The switch card has a conductive switch array (or pie section pattern) at each key location and may have twice as many pie sections as there are bits in the code to be produced or voltage transitions desired in the output, with additional service pie sections as desired. Each pie section is wired directly by double-sided wiring and through-holes in the switch card to the appropriate output code pin, a positive or negative voltage source, or other connection. A key button and distributor is provided for pressing the diaphragm smoothly through the separator to make contact with the corresponding switch card pie section. In each pie pattern, at least one of the pie sections is offset from the center of contact of the key button such that, as the key button is actuated and the diaphragm pressed through the separator, that pie section makes contact at a different point in time to provide a serial code signal output, or provide such service functions as strobe, rollover protection, switch battery power, or the like.

    Abstract translation: 在键盘中,提供机械选通和翻转保护的弹性膜片开关阵列和/或串行信号输出。 开关包括隔膜,隔板和开关卡。 隔膜包括镀金的薄弹簧材料片,用作接地或电压平面或电压加法器。 开关卡在每个键位置都有一个导电开关阵列(或饼图部分图案),并且可能具有两倍的饼形部分,即要产生的代码中的位或输出中需要的电压转换,附加的服务馅饼部分为 想要的 每个饼图部分通过双面接线和开关卡中的通孔直接连接到相应的输出代码引脚,正或负电压源或其他连接。 提供一个按钮和分配器,用于通过分离器顺利地按压隔膜与相应的开关卡片部分接触。 在每个饼形图案中,至少一个馅饼部分偏离按键按钮的接触中心,使得当键按钮被致动并且隔膜通过分离器按压时,该馅饼部分在不同点处接触 提供串行码信号输出的时间,或提供如闪光灯,翻转保护,开关电池电源等的这种服务功能。

    ELECTRIC SIGNAL EXCHANGE SWITCHING ARRANGEMENT

    公开(公告)号:CA1035451A

    公开(公告)日:1978-07-25

    申请号:CA223596

    申请日:1975-03-27

    Applicant: IBM

    Abstract: A multiple of telephone or like communications signal transmission lines are interconnected in time division multiplex (TDM) mode by integrated semiconductor switching circuitry. Preferably, electronic solid state structure most suitable for embodying field effect transistors (FET) and like associated devices is arranged in modular chip components permitting extension to large numbers of transmission lines, as desired. Input or calling transmission line terminals are connected to node busses by FET switches in predetermined time sequence under control of a central processing unit. Preferably, a separate timing pulse train generating circuit is used for the switching operation. Output or called transmission line terminals are connected to the node busses in predetermined time sequence at which every calling line is sampled at least once each switching cycle. Signal bandwidth is adjustable by arranging the switching circuitry to sample a calling line one, two, or more times in each switching cycle. Conventional semiconductor structure inherently forms capacitors of substantial reactance between the node busses and points of reference potential. Circuitry is incorporated in the arrangement for discharging the capacitors prior to connecting the input signal lines to the node busses. The circuitry also incorporates FET switch elements arranged for isolating uncalled output terminals from the switching circuitry, and for short circuiting each pair of idle output terminals.

Patent Agency Ranking