Abstract:
A semiconductor structure wherein a masking layer is formed to coves a portion of a surface of a semiconductor. A first doped region is formed in a portion of the semiconductor exposed by the masking layer. A chemical etchant is brought into contact with the masking layer, reducing the area of the making layer covering the semiconductor exposing a second different portion of the semiconductor contiguous to the first exposed portion of the semiconductor. Particles capable of establishing a doped region in the semiconductor layer are introduced into the second, different exposed portion of the semiconductor to form a second doped region in the semiconductor contiguous to the first doped region, such chemically etched masking layer inhibiting such particles from becoming introduced into the portion of the semiconductor disposed beneath the chemically etched masking layer. With such methods a self-aligned gate region may be formed in a field effect device having small channel lengths.
Abstract:
A membrane type dielectric storage target formed from a thin refractory dielectric film is stretched to form at least a onesided surface, a first surface portion contacting a conductive wire mesh, a second surface portion having areas coated with conductive material imaging the mesh of the first surface portion. The method contemplates forming the conductive image on the second surface portion by photo-resist, decoration, and breakdown techniques.