中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

26 records (took 0.026 seconds)

    1.
    发明专利
    未知

    公开(公告)号：DE60133513T2

    公开(公告)日：2009-04-30

    申请号：DE60133513

    申请日：2001-02-05

    Applicant: ST MICROELECTRONICS SA

    Inventor： ZINK SEBASTIEN ,  CAVALERI PAOLA ,  LECONTE BRUNO

    IPC: G11C7/10 ,  G11C8/00 ,  G11C16/08 ,  G11C16/10 ,  G11C16/26

    Abstract: A serial input/output memory is able to read data in the memory upon reception of a partial read address in which there are N least significant bits lacking to form a complete address. The read-ahead step includes: simultaneously reading the P first bits of M words of the memory having the same partial address; when the received address is complete, selecting the P first bits of the word designated by the complete address and delivering these bits at the serial output of the memory; reading P following bits of the word designated by the complete address during the delivery of P previous bits and delivering these bits at the serial output of the memory when the P previous bits are delivered.

    2.
    发明专利
    未知

    公开(公告)号：DE602004012923D1

    公开(公告)日：2008-05-21

    申请号：DE602004012923

    申请日：2004-05-26

    Applicant: ST MICROELECTRONICS SA

    Inventor： LECONTE BRUNO ,  CAVALERI PAOLA ,  ZINK SEBASTIEN

    IPC: G11C16/10

    Abstract: The memory has a sequencer (SEQ2) to store sequence of external words in a buffer memory (BMEM2). The sequencer stores internal words present in the page in the buffer memory, erases the page and stores words present in the buffer memory in the erased page. The page is formed by memory cell in a main memory (FMEM2). The buffer memory has the external words and the internal words. An independent claim is also included for a method for storing sequence of external words in a target page of a main memory.

    4.
    发明专利
    未知

    公开(公告)号：FR2803080A1

    公开(公告)日：2001-06-29

    申请号：FR9916445

    申请日：1999-12-22

    Applicant: ST MICROELECTRONICS SA

    Inventor： ZINK SEBASTIEN ,  CAVALERI PAOLA ,  LECONTE BRUNO

    IPC: G11C16/10 ,  G11C16/04 ,  G11C11/4093 ,  G11C7/10

    Abstract: The integrated circuit memory (20) comprises a central memory (10) of FLASH type, which incorporates a set of programming circuit latches (PGRC) provided for recording a word presented at the data input (DIN), without the possibility of simultaneous recording of several words in parallel, also comprises a buffer memory (30) of a sufficient capacity to store a set of words, the means including a Read-Erase Program Central Unit (40), an Address Columns Register (50), and an Address Rows Register (60), for recording in the buffer memory a sequence of words which are to be subsequently recorded in the FLASH memory. The recording means are designed to record a sequence of words in the buffer memory (30) by the application of an address comprising at least N (eg. 8) first bits (a16, ..., a23), equal to N low-value bits of a recording address of the first word, where the applied address is incremented after each word recording, and then to record in the FLASH memory (10) the words already recorded in the buffer memory, by the application of an address comprising M (eg. 16) high-value bits (a0, ..., a15) and N low-value bits, and to the buffer memory an address comprising N low-value bits of address applied to the FLASH memory, where the address applied to the FLASH memory is incremented after each word recording. The N low-value bits correspond to the address of a word in a physical page of the FLASH memory, where the page comprises all words present in a row of words of the FLASH memory. The means for execution of an instruction for recording a set of words comprise an instruction code, a start address in the FLASH memory, and a sequence of words to be recorded (B1, ..., Bm). The memory also comprises a serial/parallel interface circuits (15, 10) for receiving the words to be recorded in the FLASH memory by the intermediary of buffer memory. The memory also comprises the means for the verification of write operation in the FLASH memory, after transfer of words to the FLASH memory and before erasing the buffer memory, by the comparison of words recorded in the FLASH memory and in the buffer memory. The method for recording a sequence of words in the FLASH memory is as in the proposed memory device operation. The received words are in the form of serial data (SDATA), and the serial data are reconstituted in words (PDATA) sent to the input of buffer memory.

    5.
    发明专利
    未知

    公开(公告)号：DE69900032D1

    公开(公告)日：2000-12-28

    申请号：DE69900032

    申请日：1999-05-26

    Applicant: ST MICROELECTRONICS SA

    Inventor： MOREAUX CHRISTOPHE ,  LECONTE BRUNO

    IPC: G11C7/10 ,  G11C7/00

    Abstract: The integrated circuit (1) comprises two memory units (MEM1,MEM2) connected to an input/output (E/S) bus (2), external and internal address buses (3,4). A redirection circuit and the first memory unit are configurable according to two formats with inputs of a selection signal (Sel). The first memory unit, which is configurable according to two different formats, is of much higher capacity than the second memory unit of a fixed format, e.g. 16 bits and 8 bits formats. A variant of the device comprises inputs of two selection signals to the memory units and to the redirection circuit, or two redirection circuits with separate inputs of the selection signals. The redirection circuit contains one or two multiplexers controlled by the selection signal, or four multiplexers and two ports for the input of two selection signals.

    6.
    发明专利
    未知

    公开(公告)号：DE602004006700D1

    公开(公告)日：2007-07-12

    申请号：DE602004006700

    申请日：2004-12-08

    Applicant: ST MICROELECTRONICS SA

    Inventor： ZINK SEBASTIEN ,  CAVALIERI PAOLA ,  LECONTE BRUNO

    IPC: G11C8/04 ,  G06F3/06 ,  G06F12/06 ,  G11C7/10 ,  G11C8/12

    Abstract: The method involves providing a ready/busy pad contact (RBP) in each sequential access memory. A contact management circuit (RBCT) and a central unit are provided in each memory to force the contact to a predetermined electrical potential. Execution of read or write command for integrated plane memory (MA) in each sequential memory is prevented when the contact presents the predetermined potential. An independent claim is also included for a sequential access memory comprising a serial input/output and an integrated plane memory.

    Flash memory erasable by page and method for data storaage, comprising array with counter and sectors, and circuits for reading page address and incrementing counter
    10.
    发明专利
    Flash memory erasable by page and method for data storaage, comprising array with counter and sectors, and circuits for reading page address and incrementing counter 未知

    公开(公告)号：FR2816751A1

    公开(公告)日：2002-05-17

    申请号：FR0014743

    申请日：2000-11-15

    Applicant: ST MICROELECTRONICS SA

    Inventor： CAVALERI PAOLA ,  LECONTE BRUNO ,  ZINK SEBASTIEN ,  DEVIN JEAN

    IPC: G11C16/06 ,  G11C16/02 ,  G11C16/16 ,  G11C16/34 ,  G11C16/04

    Abstract: The page-erasable flash memory (MEM1) comprises a flash memory array (FMA) containing floating-gate transistors whose gates are connected to the word lines, where the transistors connected to the same word line form a page, a row decoder (XDEC1) connected to the word lines, and control circuits which apply a positive erase voltage (Ver+) for a page erasing to the source of the drainn electrodes of all transistors of one of the sectors (S1,S2,...S8) comprisingn the page. The row deecodere contains voltage adapters for applying, during the page erassing, a negative erase voltage (Ver-) to the gates of transistors of the page to be erased, and a positive inhibition voltage (Vinhib) to the gates of transistors of at least one of the other pages. The inhibition voltage is below the positive erase voltage. In the process of the page erasing, a polarization voltage (Vpol) is equal to the negative erase voltage (Ver-) and a row polarization voltage (Vpex) is equa to the inhibition voltage (Vinhib); in the process of word reaading the polarization voltage is equal to the ground potential and the row polarization voltage is equal to a read voltage (Vread). The polarization voltages are delivered by a polarization module (PMP) by the intermediary of a switching element to the voltage adapters receiving the page selection signals and contained in the row deecoder (XDEC1). Each voltage adapter contains an output inverter staage and a control stage with an exclusive-OR gate receiving the selection signal and the erase signal. The circuits for the control of the voltage threshold of transistors and for reprogramming when the voltage threshold is below a set value include a counter (CMPT) formed by at least one row of transistors, the address counter read circuits including a shift register (SREG), a conversion circuit (CONVC) and a zero-detector (DETZ), and the counter increment circuits including the shift register and a register with latches (LT). The page addrses read circuits comprise the counter word-to-word read circuits including a counter decoder (CDEC), a sense amplifier (SA), the zero-detector and a column address counter (CAC), the page address high-value bit circuits including the conversion circuit and a multiplexer (MUX1), and the page address low-value bit circuits including the conversion circuit and a multiplexer (MUX1), and the page address low-value bit circuits including the column address counter and a multiplexer (MUX2). The page control includes the reading of a word of the page by applying the first read voltage (Vread), the reading of the same word of the page by applying the second read, that is verify, voltage (Vvrfy), the comparison of the two readings, and the reprogramming if the two readings are different. The positive erase voltage (Ver+) is applied to the source or the drain electrodes of transistors by the intermediary of a material forming the channel of transistors.

Patent Agency Ranking