-
121.发明申请公开(公告)号：US20180013442A1
公开(公告)日：2018-01-11
申请号：US15711177
申请日：2017-09-21
Applicant: Maxlinear, Inc.
Inventor： Eric Fogleman , Sheng Ye , Xuefeng Chen , Kok Lim Chan
Abstract: An asynchronous successive approximation register analog-to-digital converter (SAR ADC), which utilizes one or more overlapping redundant bits in each digital-to-analog converter (DAC) code word, is operable to generate an indication signal that indicates completion of each comparison step and indicates that an output decision for each comparison step is valid. A timer may be initiated based on the generated indication signal. A timeout signal may be generated that preempts the indication signal and forces a preemptive decision, where the preemptive decision sets one or more remaining bits up to, but not including, the one or more overlapping redundant bits in a corresponding digital-to-analog converter code word for a current comparison step to a particular value. For example, the one or more remaining bits may be set to a value that is derived from a value of a bit that was determined in an immediately preceding decision.
-
122.发明申请公开(公告)号：US20170373912A1
公开(公告)日：2017-12-28
申请号：US15682446
申请日：2017-08-21
Applicant: Maxlinear, Inc.
Inventor： Yongtao Wang , Curtis Ling , Timothy Gallagher
IPC: H04L27/38 , H04L27/233 , H04L27/36
CPC classification number: H04L27/3863 , H04L27/2334 , H04L27/2338 , H04L27/2636 , H04L27/361 , H04L27/366
Abstract: Methods and systems for I/Q mismatch calibration and compensation for wideband communication receivers may comprise receiving a plurality of radio frequency (RF) channels, downconverting the received plurality of received RF channels to baseband frequencies, determining and removing average in-phase (I) and quadrature (Q) gain and phase mismatch of the downconverted channels, determining a phase and amplitude tilt of the downconverted channels with removed average I and Q gain and phase mismatch, and compensating for said phase and amplitude tilt I and Q gain and phase mismatch of the downconverted channels. The determined phase tilt may be compensated utilizing a phase tilt correction filter, which may comprise one or more all-pass filters. The average I and Q gain and phase mismatch may be determined utilizing a blind source separation (BSS) estimation algorithm.
-
公开(公告)号：US20170359678A1
公开(公告)日：2017-12-14
申请号：US15633146
申请日：2017-06-26
Applicant: MaxLinear, Inc.
Inventor： Curtis Ling , Timothy Gallagher
IPC: H04W4/00 , G06F3/0481 , H04W52/28 , H04W76/02 , H04B17/318 , G01S11/06 , H04W12/08 , H04W72/04 , H04B5/00 , H04B17/309 , H04W84/18
CPC classification number: H04W4/80 , G01S11/06 , G06F3/0481 , H04B5/00 , H04B5/0037 , H04B7/18517 , H04B17/309 , H04B17/318 , H04W12/08 , H04W52/283 , H04W72/0453 , H04W76/10 , H04W84/18
Abstract: A wireless communication device generates and transmits wireless broadband signals at a power level that is below a spurious emissions mask such that the transmitted wireless broadband signals occupy a designated frequency spectrum band. A bandwidth of the wireless broadband signals may occupy approximately 800 MHz within a range of 0 Hz to 1 GHz. The transmit power utilized for transmitting the wireless broadband signals may be spread over a bandwidth of approximately 300 MHz within the 800 MHz bandwidth. The spreading results in a power spectral density of the transmitted wireless broadband signals approximating thermal noise at a distance of approximately 3 meters. Available channels within the designated frequency spectrum band may be sensed for the transmission of the wireless broadband signals. A plurality of the sensed available channels may be aggregated for the transmission of the wireless broadband signals.
-
公开(公告)号：US20170359080A1
公开(公告)日：2017-12-14
申请号：US15633157
申请日：2017-06-26
Applicant: MaxLinear, Inc.
Inventor： Gaurav Chandra , Tao Zeng , Shantha Murthy Prem Swaroop , Jianyu Zhu
CPC classification number: H03M1/1023 , H03M1/0607 , H03M1/68
Abstract: Systems and methods are provided for digital-to-analog conversions with adaptive digital offsets. A digital offset may be determined and applied to a digital input to a digital-to-analog converter (DAC), and digital-to-analog conversions are then applied via the DAC to the digital input with the digital offset. The digital offset may be set to account for one or more conditions relating to inputs to the DAC, with the one or more conditions affecting switching characteristics of one or more of a plurality of conversion elements in the DAC. The digital offset may be determined dynamically and adaptively, such as based on the input and/or conditions relating to the input. The adjustments may be selectively applied to the digital offset for particular input conditions.
-
125.发明申请公开(公告)号：US20170346500A1
公开(公告)日：2017-11-30
申请号：US15674700
申请日：2017-08-11
Applicant: MaxLinear, Inc.
Inventor： Xuefeng Chen , Kok Lim Chan , Eric Fogleman , Sheng Ye
CPC classification number: H03M1/38 , H03M1/06 , H03M1/0682 , H03M1/125 , H03M1/466
Abstract: A system for processing signals may be configured to detect occurrence of particular errors, comprising meta-stability events, during digital conversion to analog signals, and to handle any detected meta-stability event, such as by adjusting at least a portion of a corresponding digital output based on detection of the meta-stability event. The adjusting of the digital output may comprise setting at least the portion of the digital output, such as to one of a plurality of predefined digital values or patterns. The system may comprise a code generator for generating and/or outputting the predefined digital values or patterns. The system may comprise a selector for adaptively selecting, for portions of the digital output, between output of normal processing path and between predefined values or patterns.
-
Patent Agency Ranking
公开(公告)号：US20170331566A1
公开(公告)日：2017-11-16
申请号：US15668883
申请日：2017-08-04
Applicant: Maxlinear, Inc.
Inventor： Curtis Ling , Sheng Ye
CPC classification number: H04B7/086 , H01Q3/24 , H01Q3/247 , H01Q3/267 , H04B7/0617 , H04B10/25752 , H04B10/40 , H04B10/43 , H04B17/0085 , H04B17/12 , H04B2201/709709
Abstract: Each of a plurality of modules comprises a respective one of a plurality of antenna elements, and each of a subset of the plurality of modules comprising a respective one of a plurality of transceivers, wherein the plurality of modules are interconnected via one or more communication links. The circuitry may be operable to receive a calibration signal via the plurality of antenna elements, determine, for each one of the antenna elements, a time and/or phase of arrival of the calibration signal, calculate, based on the time and/or phase of arrival of the calibration signal at each of the plurality of antenna elements, electrical distances between the plurality of antenna elements on the one or more communication links, and calculate beamforming coefficients for use with the plurality of antenna elements based on the electrical distances.
-
公开(公告)号：US09819992B2
公开(公告)日：2017-11-14
申请号：US14948881
申请日：2015-11-23
Applicant: MaxLinear, Inc.
Inventor： Madhukar Reddy , Curtis Ling , Tim Gallagher
IPC: H04B1/16 , H04N21/40 , H04H40/90 , H04N21/426 , H04B1/00 , H04N5/50 , H04N21/438 , H04N21/454 , H04N21/61 , H04N5/455
CPC classification number: H04N21/4263 , H04B1/0014 , H04N5/455 , H04N5/50 , H04N21/4382 , H04N21/4383 , H04N21/454 , H04N21/6143 , H04N21/6193
Abstract: A wideband receiver system comprises a wideband analog-to-digital converter (ADC) module and a digital frontend (DFE) module. The wideband ADC is configured to concurrently digitize a band of frequencies comprising a plurality of desired channels and a plurality of undesired channels. The DFE module is coupled to the digital in-phase and quadrature signals. The DFE module is configured to select the plurality of desired channels from the digitized band of frequencies, and generate an intermediate frequency (IF) signal comprising the selected plurality of desired channels and having a bandwidth that is less than a bandwidth of the band of frequencies, where the generation comprises frequency shifting of the selected plurality of desired channels. The IF signal may be a digital signal and the DFE is configured to output the IF signal via a serial or parallel interface.
-
公开(公告)号：US09819698B2
公开(公告)日：2017-11-14
申请号：US14921667
申请日：2015-10-23
Applicant: MaxLinear, Inc.
Inventor： Yoav Hebron , Na Chen , Zong Liang Wu , Ronald Lee
CPC classification number: H04L63/20 , H04L9/0841 , H04L9/3239
Abstract: Systems and methods are disclosed for securing a network, for admitting new nodes into an existing network, and/or for securely forming a new network. As a non-limiting example, an existing node may be triggered by a user, in response to which the existing node communicates with a network coordinator node. Thereafter, if a new node attempts to enter the network, and also for example has been triggered by a user, the network coordinator may determine, based at least in part on parameters within the new node and the network coordinator, whether the new node can enter the network.
-
129.发明申请公开(公告)号：US20170272091A1
公开(公告)日：2017-09-21
申请号：US15478397
申请日：2017-04-04
Applicant: MaxLinear, Inc.
Inventor： Yongjian Tang
CPC classification number: H03M1/466 , H03M1/00 , H03M1/0695 , H03M1/12 , H03M1/125
Abstract: Systems and methods are provided for a successive approximation register (SAR) analog-to-digital converter (ADC) with an ultra-low burst error rate. Analog-to-digital conversions may be applied via a plurality of successive conversion cycles, with each conversion cycle corresponding to a particular bit in a corresponding digital output. Meta-stability may be detected during each one of the plurality of successive conversion cycles, and for each one of the plurality of successive conversion cycles, a next one of the plurality of successive conversion cycles may be triggered based on a cycle termination event. After completion of all of the plurality of successive conversion cycles, a meta-stability state of each of the plurality of successive conversion cycles may be assessed, and the digital output may be controlled based on the assessment.
-
公开(公告)号：US09768987B2
公开(公告)日：2017-09-19
申请号：US14595896
申请日：2015-01-13
Applicant: MaxLinear, Inc.
Inventor： Sridhar Ramesh , Timothy Gallagher , Ali Shahed hagh ghadam
CPC classification number: H04L25/03343 , H03F1/3211 , H03F1/3241 , H04B15/00 , H04L27/367
Abstract: Systems and methods are provided for dynamic calibration of pre-distortion modification in transmitters. The pre-distortion modification may be applied during processing of an input signal for transmission, and feedback data, relating to the transmitter and/or processing performed after application of the pre-distortion modification in the transmitter, may be obtained. Adjustments to the pre-distortion modification may be determined based on the feedback data, and the adjustments to the pre-distortion modification may be applied in loop-back manner, thus enabling adjustment of pre-distortion modification dynamically based on real-time and current data. The pre-distortion modification may comprise modifying one or more signal characteristics, such as phase, frequency, and/or amplitude. Determining and/or applying the adjustments to the pre-distortion modification may be done periodically, based on one or more particular events, or conditionally.
-
-
-
-
-
-
-
-
-
Search Results
1224
records
(took 0.027 seconds)
