中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

68 records (took 0.021 seconds)

    Method and system for adaptive guard interval (GI) combining
    11.
    发明授权
    Method and system for adaptive guard interval (GI) combining 有权

    公开(公告)号：US10425262B2

    公开(公告)日：2019-09-24

    申请号：US16113527

    申请日：2018-08-27

    Applicant: MaxLinear, Inc.

    Inventor： Mingrui Zhu ,  Arun Kedambadi ,  Seung Chul Hong ,  Anand Anandakumar

    IPC: H04L27/26 ,  H04L25/02

    Abstract: Methods and systems are provided for adaptive guard interval (GI) combining. A signal carrying a symbol that is preceded by a guard interval (GI) that includes a portion of the symbol may be received, and a portion of the GI that is free from inter-symbol interference (ISI) may be determined. Only a part of the ISI-free portion of the GI may be selected. The selected part of the ISI-free portion of the GI may be less than a whole of the ISI-free portion. The selection may be configured based on a parameter that is applied to a function used in extracting the symbol. The parameter may be a timing adjustment, relative to a start of the symbol, applied to the function when extracting the symbol. Only the part of the ISI-free portion of the GI may then be extracted and combined with a corresponding portion of the symbol.

    Non-coherent multi-symbol-delay differential detector
    12.
    发明授权
    Non-coherent multi-symbol-delay differential detector 有权

    公开(公告)号：US10404497B2

    公开(公告)日：2019-09-03

    申请号：US16136322

    申请日：2018-09-20

    Applicant: Maxlinear, Inc.

    Inventor： Ioannis Spyropoulos ,  Anand Anandakumar

    IPC: H04L25/03 ,  H04B1/16

    Abstract: An electronic receiver may generate a differential detection sequence based on a received symbol sequence and based on a m-symbol delayed version of the received symbol sequence, where in is an integer greater than 1. The particular differential detection sequence may be a result of an element-by-element multiplication of the particular received symbol sequence and the conjugate of an in-symbol delayed version of the particular received symbol sequence. The receiver may calculate differential decision metrics based on the differential detection sequence and based on a set of differential symbol sequences generated from the set of possible transmitted symbol sequences. The receiver may generate a decision as to which of a set of possible transmitted symbol sequences resulted in the received symbol sequence, where the decision is based on the differential decision metrics and the set of possible transmitted symbols sequences.

    Method and system for time interleaved analog-to-digital converter timing mismatch estimation and compensation
    15.
    发明授权
    Method and system for time interleaved analog-to-digital converter timing mismatch estimation and compensation 有权

    公开(公告)号：US10097193B2

    公开(公告)日：2018-10-09

    申请号：US15812365

    申请日：2017-11-14

    Applicant: Maxlinear, Inc.

    Inventor： Pawandeep Taluja ,  Mingrui Zhu ,  Xuefeng Chen ,  Anand Anandakumar ,  Sheng Ye ,  Timothy Gallagher

    IPC: H03M1/06 ,  H04W56/00 ,  H03M1/50 ,  H03M1/12 ,  H03M1/10

    Abstract: Methods and systems for time interleaved analog-to-digital converter timing mismatch calibration and compensation may include receiving an analog signal on a chip, converting the analog signal to a digital signal utilizing a time interleaved analog-to-digital-converter (ADC), and reducing a blocker signal that is generated by timing offsets in the time interleaved ADC by estimating complex coupling coefficients between a desired digital output signal and the blocker signal utilizing a decorrelation algorithm on frequencies within a desired frequency bandwidth. The decorrelation algorithm may comprise a symmetric adaptive decorrelation algorithm. The received analog signal may be generated by a calibration tone generator on the chip. An aliased signal may be summed with an output signal from a multiplier. The complex coupling coefficients may be determined utilizing the decorrelation algorithm on the summed signals. A multiplier may be configured to cancel the blocker signal utilizing the determined complex coupling coefficients.

    Transmit optical sub-assembly with local feedback
    16.
    发明授权
    Transmit optical sub-assembly with local feedback 有权

    公开(公告)号：US10050710B2

    公开(公告)日：2018-08-14

    申请号：US15164534

    申请日：2016-05-25

    Applicant: Maxlinear, Inc.

    Inventor： Anand Anandakumar ,  Ioannis Spyropoulos ,  Curtis Ling

    IPC: H04B10/04 ,  H04B10/12 ,  H04B10/2507 ,  H04B10/079 ,  H04B10/58 ,  H04B10/40 ,  H04B10/564

    Abstract: Aspects of a method and system for feedback during optical communications are provided. In one embodiment, a system for optical communications comprises a digital-to-analog converter (DAC), a driver, and a transmit optical subsystem. The DAC is operable to receive a digital code of a plurality of digital codes and output an analog current signal having an analog current level of a plurality of analog current levels. The driver is operable to condition the analog current signal output from the digital-to-analog converter. The transmit optical subsystem is operable to generate an optical signal from the conditioned analog current signal. A digital modification of an input digital signal is dynamically controlled by a feedback path according to one or more characteristics of the optical signal. The one or more characteristics comprise a nonlinearity that may be temperature dependent.

    Method and system for receiver configuration based on a priori knowledge of noise
    17.
    发明授权
    Method and system for receiver configuration based on a priori knowledge of noise 有权

    公开(公告)号：US09888294B2

    公开(公告)日：2018-02-06

    申请号：US14616397

    申请日：2015-02-06

    Applicant: MaxLinear, Inc.

    Inventor： Anand Anandakumar ,  Ioannis Spyropoulos ,  Meetul Parikh

    IPC: H04N7/20 ,  H04N21/647 ,  H04N21/438 ,  H04N21/442 ,  H04N21/61

    CPC classification number: H04N21/64738 ,  H04N21/438 ,  H04N21/44209 ,  H04N21/6143

    Abstract: A signal receiver may be configured to determine when signal generation adjustments directed to particular components of signals received by the signal receiver, cause performance changes relating to effects of the signal generation adjustments on other components of the received signals. Operations of the signal receiver may then be controlled based on the performance changes, to mitigate at least some of the effects on the one or more other components of the signals. The performance changes may comprise amplitude glitches, phase glitches, and/or bit or packet errors. The signal generation adjustments may comprise channel-to-frequency re-assignment. Controlling operations of the signal receiver may comprise adjusting such parameters as amplification gain and/or tracking loop bandwidth, and/or determining whether (or not) to ignore bit/packet errors.

    Method and system for time interleaved analog-to-digital converter timing mismatch estimation and compensation
    19.
    发明授权
    Method and system for time interleaved analog-to-digital converter timing mismatch estimation and compensation 有权
    时间交错模数转换器定时失配估计和补偿的方法和系统

    公开(公告)号：US09577655B2

    公开(公告)日：2017-02-21

    申请号：US14920699

    申请日：2015-10-22

    Applicant: Maxlinear, Inc.

    Inventor： Pawandeep Taluja ,  Mingrui Zhu ,  Xuefeng Chen ,  Anand Anandakumar ,  Sheng Ye ,  Timothy Leo Gallagher

    IPC: H03M1/06 ,  H03M1/50 ,  H03M1/10 ,  H03M1/12 ,  H04L7/00 ,  H04L25/08 ,  H04W56/00

    CPC classification number: H03M1/0612 ,  H03M1/1009 ,  H03M1/1038 ,  H03M1/1215 ,  H03M1/50 ,  H04L7/0087 ,  H04L25/08 ,  H04W56/00

    Abstract: Methods and systems for time interleaved analog-to-digital converter timing mismatch calibration and compensation may include receiving an analog signal on a chip, converting the analog signal to a digital signal utilizing a time interleaved analog-to-digital-converter (ADC), and reducing a blocker signal that is aliased onto a desired signal by a timing offset in the time interleaved ADC by estimating complex coupling coefficients between a desired digital output signal and the blocker signal. A decorrelation algorithm may comprise a symmetric adaptive decorrelation algorithm. The received analog signal may be generated by a calibration tone generator on the chip. An aliased signal may be summed with an output signal from a multiplier. The complex coupling coefficients may be determined utilizing the decorrelation algorithm on the summed signals. A multiplier may be configured to cancel the blocker signal utilizing the determined complex coupling coefficients.

    Abstract translation: 用于时间交织的模数转换器定时失配校准和补偿的方法和系统可以包括在芯片上接收模拟信号，使用时间交织的模数转换器（ADC）将模拟信号转换成数字信号， 并且通过估计期望的数字输出信号和阻塞信号之间的复数耦合系数，将在时间交错ADC中的定时偏移上的混叠在期望信号上的阻塞信号减少。 解相关算法可以包括对称自适应去相关算法。 所接收的模拟信号可以由芯片上的校准音发生器产生。 混叠信号可以与来自乘法器的输出信号相加。 复数耦合系数可以利用求和信号上的去相关算法来确定。 乘法器可以被配置为利用所确定的复耦合系数来消除阻塞信号。

    Method and system for multi-path video and network channels
    20.
    发明授权
    Method and system for multi-path video and network channels 有权
    多路径视频和网络通道的方法和系统

    公开(公告)号：US09565464B2

    公开(公告)日：2017-02-07

    申请号：US14988338

    申请日：2016-01-05

    Applicant: MaxLinear, Inc.

    Inventor： Anand Anandakumar ,  Sheng Ye ,  Curtis Ling

    IPC: G06F3/00 ,  H03K9/00 ,  H04N21/426 ,  H04N5/44 ,  H04N5/50 ,  H04N21/438 ,  H04N21/443 ,  H04N21/462 ,  H04N21/61

    CPC classification number: H04N21/4263 ,  H04N5/44 ,  H04N5/50 ,  H04N21/4383 ,  H04N21/4436 ,  H04N21/4622 ,  H04N21/6143

    Abstract: Methods and systems for multi-path video and network channels may comprise a communication device comprising a wideband path (WB) and a narrowband path (NB). A video channel and a network channel may be received in the WB when the device is operating in a first stage. A video channel and a network channel may be received in the WB and the network channel may also be received in the NB when the device is operating in a second stage. The network channel may be received in the NB when the device is operating in a third stage. The reception of the network channel from both the WB and NB may enable a continuous reception of the network channel in a transition between the first and third stages. The WB may be operable to receive a plurality of channels and the NB may be operable to receive a single channel.

    Abstract translation: 用于多路径视频和网络信道的方法和系统可以包括包括宽带路径（WB）和窄带路径（NB）的通信设备。 当设备在第一阶段中操作时，可以在WB中接收视频信道和网络信道。 在WB中可以接收视频信道和网络信道，并且当设备在第二阶段中操作时，也可以在NB中接收网络信道。 当设备在第三阶段中操作时，可以在NB中接收网络信道。 来自WB和NB的网络信道的接收可以在第一和第三阶段之间的转变中实现网络信道的连续接收。 WB可以用于接收多个信道，并且NB可以用于接收单个信道。

Patent Agency Ranking