MULTILAYER PRINTED CIRCUIT BOARD
    21.
    发明申请

    公开(公告)号:US20180160533A1

    公开(公告)日:2018-06-07

    申请号:US15369822

    申请日:2016-12-05

    Abstract: A multilayer printed circuit board includes a first circuit board, a second circuit board and bonding films. The first circuit board includes a first dielectric layer, a first wiring pattern layer, a plurality of conductive blocks and a plurality of solder balls. The first wiring pattern layer is formed on a first surface of the first dielectric layer and the conductive blocks are formed on a second surface of the first dielectric layer. The solder balls are formed on a surface of the first wiring pattern layer. The second circuit board includes a second dielectric layer, a second wiring pattern layer, second conductive blocks and conductive pillars. The second wiring pattern layer is formed on a third surface of the second dielectric layer and the second conductive blocks are formed on a fourth surface thereof. The conductive pillars are formed on the second wiring pattern layer.

    Method for manufacturing microthrough-hole in circuit board and circuit board structure with microthrough-hole
    23.
    发明授权
    Method for manufacturing microthrough-hole in circuit board and circuit board structure with microthrough-hole 有权
    电路板微通孔制作方法及微通孔电路板结构

    公开(公告)号:US09301405B1

    公开(公告)日:2016-03-29

    申请号:US14604956

    申请日:2015-01-26

    Abstract: A method for manufacturing microthrough-hole includes electroplating a metal layer on a carrier plate, patterning the metal layer to form a first circuit having copper pads, covering the first circuit with a photoresist layer and not covering the copper window between two of the copper pads, etching the metal layer beneath the copper window and removing the photoresist layer, sequentially forming an insulation layer and a second circuit on the first circuit and the copper window, the second circuit layer having a stop pad corresponding to the copper window, removing the carrier plate, upward drilling through the insulation layer between the stop pad and the copper window to form a microthrough-hole beneath the stop pad, and forming a conductive layer in the microthrough-hole to form the microthrough-hole connecting the first and second circuits. The microthrough-hole and its occupied area is greatly reduced, thereby achieving high circuit density.

    Abstract translation: 一种用于制造微通孔的方法包括在载体板上电镀金属层,图案化金属层以形成具有铜焊盘的第一电路,用光致抗蚀剂层覆盖第一电路,并且不覆盖两个铜焊盘之间的铜窗 蚀刻铜窗下方的金属层并除去光致抗蚀剂层,在第一电路和铜窗上依次形成绝缘层和第二电路,第二电路层具有对应于铜窗的停止焊盘,移除载体 通过止动垫和铜窗之间的绝缘层向上钻孔,以在止动垫下方形成微通孔,并在微通孔中形成导电层,形成连接第一和第二电路的微通孔。 微通孔及其占用面积大大降低,从而实现高电路密度。

    Method of manufacturing a chip support board structure
    24.
    发明授权
    Method of manufacturing a chip support board structure 有权
    制造芯片支撑板结构的方法

    公开(公告)号:US08887386B2

    公开(公告)日:2014-11-18

    申请号:US13663333

    申请日:2012-10-29

    Abstract: A method of manufacturing a chip support board structure which includes the steps of forming a metal substrate structure, forming a photo resist pattern, etching the metal substrate structure to form a paddle, removing the photo resist pattern, pressing an insulation layer against the paddle, polishing the insulation layer, forming a circuit layer and forming a solder resist is disclosed. The metal substrate structure is formed by sandwiching a block layer with two metal substrate layers, multilayer. The metal substrate structure is etched under control to an effective depth such that each paddle thus formed has the same shape and depth. Therefore, the method of the present invention can be widely applied to the general mass production processes to effectively solve the problems in the prior arts due to depth differences, such offset, position mismatch and peeling off in the chip support board.

    Abstract translation: 一种制造芯片支撑板结构的方法,其包括以下步骤:形成金属基板结构,形成光致抗蚀剂图案,蚀刻金属基板结构以形成桨,去除光致抗蚀剂图案,将绝缘层压靠在桨上, 公开了抛光绝缘层,形成电路层和形成阻焊剂。 金属基板结构是通过将具有两个金属基底层的多层的阻挡层夹在中间而形成的。 在控制下将金属基底结构蚀刻到有效深度,使得如此形成的每个桨具有相同的形状和深度。 因此,本发明的方法可以广泛地应用于通常的批量生产过程,以有效地解决由于芯片支撑板中的深度差异,偏移,位置失配和剥离等现有技术的问题。

    Method of final defect inspection
    25.
    发明授权
    Method of final defect inspection 有权
    最终缺陷检查方法

    公开(公告)号:US08837808B2

    公开(公告)日:2014-09-16

    申请号:US13721015

    申请日:2012-12-20

    Abstract: Disclosed is a method of final defect inspection, including preparing a final defect inspection apparatus which includes a host device, a microscope, a bar code scanner, a support tool and a signal transceiver, using the host device to calibrate an original point in an outline of the circuit board based on a plurality of original mark positions generated by an electromagnetic pen, using the electromagnetic pen to mark each defect position on the inspection region on the circuit board where any defect is found through the microscope, using the signal transceiver to receive and transmit each defect position to the host device, and using the host device to calculate the coordinate of a scrap region based on a relative position between the original point and each defect position so as to generate a shipment file.

    Abstract translation: 公开了一种最终缺陷检查的方法,包括使用主机设备准备包括主机,显微镜,条形码扫描仪,支持工具和信号收发器的最终缺陷检查设备来校准轮廓中的原始点 基于由电磁笔产生的多个原始标记位置的电路​​板,使用电磁笔来标记电路板上通过显微镜发现任何缺陷的检查区域上的每个缺陷位置,使用信号收发器接收 并且将每个缺陷位置发送到主机设备,并且使用主机设备基于原始点和每个缺陷位置之间的相对位置来计算废料区域的坐标,以便生成出货文件。

    METHOD OF FINAL DEFECT INSPECTION
    26.
    发明申请
    METHOD OF FINAL DEFECT INSPECTION 有权
    最终缺陷检查方法

    公开(公告)号:US20140177939A1

    公开(公告)日:2014-06-26

    申请号:US13721015

    申请日:2012-12-20

    Abstract: Disclosed is a method of final defect inspection, including preparing a final defect inspection apparatus which includes a host device, a microscope, a bar code scanner, a support tool and a signal transceiver, using the host device to calibrate an original point in an outline of the circuit board based on a plurality of original mark positions generated by an electromagnetic pen, using the electromagnetic pen to mark each defect position on the inspection region on the circuit board where any defect is found through the microscope, using the signal transceiver to receive and transmit each defect position to the host device, and using the host device to calculate the coordinate of a scrap region based on a relative position between the original point and each defect position so as to generate a shipment file.

    Abstract translation: 公开了一种最终缺陷检查的方法,包括使用主机设备准备包括主机,显微镜,条形码扫描仪,支持工具和信号收发器的最终缺陷检查设备来校准轮廓中的原始点 基于由电磁笔产生的多个原始标记位置的电路​​板,使用电磁笔来标记电路板上通过显微镜发现任何缺陷的检查区域上的每个缺陷位置,使用信号收发器接收 并且将每个缺陷位置发送到主机设备,并且使用主机设备基于原始点和每个缺陷位置之间的相对位置来计算废料区域的坐标,以便生成出货文件。

    LAMINATE CIRCUIT BOARD STRUCTURE
    27.
    发明申请
    LAMINATE CIRCUIT BOARD STRUCTURE 审中-公开
    层压电路板结构

    公开(公告)号:US20140116755A1

    公开(公告)日:2014-05-01

    申请号:US13663250

    申请日:2012-10-29

    Abstract: A laminate circuit board structure which includes a first circuit metal layer, a first insulation layer, at least one second circuit metal layer, at least one second insulation layer and a support frame is disclosed. The total thickness of the laminate circuit board structure is less than 150 μm. The support frame provided at the outer edge of the co-plane surface formed by the first circuit metal layer and the first insulation layer does not cover the first circuit metal layer, and is formed of at least one metal material. The support frame provides physical support for the entire board structure without influence on the circuit connection so as to prevent the laminate circuit board structure from warping.

    Abstract translation: 公开了一种层叠电路板结构,其包括第一电路金属层,第一绝缘层,至少一个第二电路金属层,至少一个第二绝缘层和支撑框架。 叠层电路板结构的总厚度小于150μm。 设置在由第一电路金属层和第一绝缘层形成的共面的外边缘处的支撑框架不覆盖第一电路金属层,并且由至少一种金属材料形成。 支撑框架为整个板结构提供物理支撑,而不影响电路连接,从而防止层压电路板结构翘曲。

    METHOD OF MANUFACTURING A CHIP SUPPORT BOARD STRUCTURE
    28.
    发明申请
    METHOD OF MANUFACTURING A CHIP SUPPORT BOARD STRUCTURE 有权
    制造支持板结构的方法

    公开(公告)号:US20140115888A1

    公开(公告)日:2014-05-01

    申请号:US13663333

    申请日:2012-10-29

    Abstract: A method of manufacturing a chip support board structure which includes the steps of forming a metal substrate structure, forming a photo resist pattern, etching the metal substrate structure to form a paddle, removing the photo resist pattern, pressing an insulation layer against the paddle, polishing the insulation layer, forming a circuit layer and forming a solder resist is disclosed. The metal substrate structure is formed by sandwiching a block layer with two metal substrate layers, multilayer. The metal substrate structure is etched under control to an effective depth such that each paddle thus formed has the same shape and depth. Therefore, the method of the present invention can be widely applied to the general mass production processes to effectively solve the problems in the prior arts due to depth differences, such offset, position mismatch and peeling off in the chip support board.

    Abstract translation: 一种制造芯片支撑板结构的方法,其包括以下步骤:形成金属基板结构,形成光致抗蚀剂图案,蚀刻金属基板结构以形成桨,去除光致抗蚀剂图案,将绝缘层压靠在桨上, 公开了抛光绝缘层,形成电路层和形成阻焊剂。 金属基板结构是通过将具有两个金属基底层的多层的阻挡层夹在中间而形成的。 在控制下将金属基底结构蚀刻到有效深度,使得如此形成的每个桨具有相同的形状和深度。 因此,本发明的方法可以广泛地应用于通常的批量生产过程,以有效地解决由于芯片支撑板中的深度差异,偏移,位置失配和剥离等现有技术的问题。

    METHOD OF THIN PRINTED CIRCUIT BOARD WET PROCESS CONSISTENCY ON THE SAME CARRIER
    29.
    发明申请
    METHOD OF THIN PRINTED CIRCUIT BOARD WET PROCESS CONSISTENCY ON THE SAME CARRIER 有权
    薄印刷电路板湿法方法在相同载体上的一致性

    公开(公告)号:US20130270216A1

    公开(公告)日:2013-10-17

    申请号:US13448478

    申请日:2012-04-17

    Abstract: A method of thin printed circuit board wet process consistency on the same carrier, and more particularly to a printed circuit board in the developing, copper plating, stripping, etching and other wet processes uses the same frame as a carrier from the beginning to the end of the wet process, such that the thin printed circuit board is conducted a continuous and automatic wet process to avoid disassembly, storage and transportation between each process. Moreover, when using the flame, the thin printed circuit board is smooth and flattening in the wet process for avoiding “water effect,” the effective area is not exposed to any mechanical members for preventing scratches, and there are point contacts between the thin printed circuit board and the frame for preventing chemical residue. Accordingly, the present invention can not only enhance the yield of the thin printed circuit board but also shorten the production time.

    Abstract translation: 一种薄印刷电路板在相同载体上湿法稠度的方法,更具体地说涉及在显影,镀铜,剥离,蚀刻和其它湿法工艺中的印刷电路板,从开始到结束使用与载体相同的框架 使得薄的印刷电路板进行连续和自动的湿法,以避免在每个工艺之间的拆卸,储存和运输。 此外,当使用火焰时,薄的印刷电路板在湿法中平滑且扁平化以避免“水分效应”,有效区域不暴露于任何机械构件以防止划伤,并且薄印刷 电路板和防止化学残留物的框架。 因此,本发明不仅可以提高薄印刷电路板的产量,而且缩短生产时间。

    METHOD OF MANUFACTURING A LAMINATE CIRCUIT BOARD WITH A MULTILAYER CIRCUIT STRUCTURE
    30.
    发明申请
    METHOD OF MANUFACTURING A LAMINATE CIRCUIT BOARD WITH A MULTILAYER CIRCUIT STRUCTURE 审中-公开
    制造具有多层电路结构的层压板电路板的方法

    公开(公告)号:US20130219713A1

    公开(公告)日:2013-08-29

    申请号:US13663663

    申请日:2012-10-30

    Abstract: A method of manufacturing a laminate circuit board with a multilayer circuit structure which includes the steps of forming a metal layer on a substrate, patterning the metal layer to form a circuit metal layer, forming a nanometer plating layer on the circuit metal layer, forming a cover layer to cover the substrate and the nanometer plating layer, forming through holes in the cover layer to generate openings exposing part of the nanometer plating layer, and finally forming a second metal layer on the cover layer to fill up the openings is disclosed. The nanometer plating layer is used to obtain same effect of previously roughening by chemical bonding, such that no circuit width is reserved for compensation, and the density of the circuit increases such that much more dense circuit can be implemented.

    Abstract translation: 一种制造具有多层电路结构的叠层电路板的方法,包括以下步骤:在基板上形成金属层,图案化金属层以形成电路金属层,在电路金属层上形成纳米电镀层,形成 盖层覆盖基板和纳米镀层,在盖层中形成孔,以产生露出纳米镀层的一部分的开口,最后在覆盖层上形成第二金属层以填充开口。 纳米电镀层用于通过化学键合获得与之前的粗糙化相同的效果,使得没有电路宽度被保留用于补偿,并且电路的密度增加,使得可以实现更加密集的电路。

Patent Agency Ranking