Abstract:
PURPOSE: A multi channel data transfer device is provided to minimize repetitiveness of register setting according to a multi channel transfer, thereby reducing a control load by a processor. CONSTITUTION: A plurality of channel controllers(327_1~327_n) are respectively connected to a plurality of peripheral devices(331~33n). A plurality of control registers(326_1~326_n) stores setting data for controlling operation of each channel control device. A common register control unit(324) transfers a common setting data to whole or a part of the plurality of control register. The common setting data is commonly applied to whole or a part of the plurality of channel control device.
Abstract:
PURPOSE: An interrupt processing system is provided to improve the system efficiency by generating an interrupt signal only in a certain circumference. CONSTITUTION: Interrupt sources(241-24n) generate an interrupt signal. When the interrupt signal is activated, complex interrupt generators(231-23m) generate active complex interrupt signal. A logic operation unit generates the complex interrupt signal by performing an AND or OR operation according to a mode selection signal. Interrupt signal receivers detect the logic state of interrupt signals in consideration of a first control signal, and transfers the logic state to the operation unit selectively in consideration of the second control signal.
Abstract:
A parallel processor for processing a mobile multimedia operation efficiently is provided to reduce a hardware cost and power consumption while providing a flexible structure for easily developing a parallel algorithm related to the multimedia operation, connect with a memory directly, include additional support for a floating point operation, and realize an operation feature of a partitioned SIMD(Single Instruction Multiple Data) and condition execution. A processor array(120) comprises a plurality of PEs(Processing Element). A local memory(110) is directly connected to the processor array. A floating point accumulator array(130) comprises a plurality of accumulators for accelerating floating point addition by connecting to the processor array. A control unit(140) broadcasts an instruction to all PEs of the processor array by reading the instruction from an external memory, and applies an address to the local memory when the PE communicates with the local memory. The PE includes an I/O(Input/Output) port exchanging data with the neighboring PEs, a function unit performing arithmetic/logical operations, a register file storing an operator inputted to the function unit and storing an operation result of the function unit, and an instruction decoder controlling each component by interpreting the instruction received from the control unit.
Abstract:
본발명에따른전력관리장치는배터리를이용하여신재생에너지원으로부터생성된전력을안정적인전력으로제공할수 있다. 특히, 본발명에따른전력관리장치는배터리에서출력되는전류의양을제어하여과전류및 과방전이발생되지않도록할 수있으며, 이에따라신재생에너지원으로부터생성된전력을효율적으로활용및 관리할수 있다.
Abstract:
본 발명의 실시 예에 따른 모터는 제어 신호 및 보정된 위치 신호에 응답하여, 복수의 스위칭 신호들 및 3상 추정 전압들 중 어느 하나의 추정 상전압을 출력하는 모터 구동부, 상기 복수의 스위칭 신호들에 응답하여, 3상 전압들 및 3상 추정 전류들 중 상기 추정 상전압에 대응하는 어느 하나의 추정 상전류를 출력하는 PWM 인버터, 상기 3상 전압들을 기반으로 동작하며, 상기 동작에 따른 위치 신호를 출력하는 모터부, 상기 위치 신호 및 상기 추정 상전압 및 상기 추정 상전류를 수신하며, 상기 추정 상전압 및 상기 추정 상전류 간의 위상 차이를 검출하고, 상기 검출된 위상 차이에 응답하여 상기 위치 신호를 보정하는 위치 신호 보정부를 포함한다.