公开(公告)号：JP2012044708A

公开(公告)日：2012-03-01

申请号：JP2011235492

申请日：2011-10-26

Applicant: Altera Corp ,  アルテラ コーポレイションAltera Corporation

Inventor： NGAI TONY ,  BRUCE PEDERSON ,  SERGEY SCHUMARAVE ,  SCHLEICHER JAMES ,  HUANG WEI-JEN ,  HUTTON MICHAEL ,  MARURI VICTOR ,  PATEL RAKESH ,  KAZARIAN PETER J ,  ANDREW LIEBER ,  MENDEL DAVID W ,  JIM PARK

IPC: H03K19/177 ,  H03K19/173

CPC classification number: H03K19/17736 ,  H03K19/1737 ,  H03K19/17728 ,  H03K19/17744

Abstract: PROBLEM TO BE SOLVED: To provide interconnection resources applied to programmable logic devices for accelerating an operating speed of a programmable logic array integrated circuit device.SOLUTION: A programmable logic integrated circuit (10) has a plurality of programmable logic regions (20) disposed on a device in an array of intersecting rows and columns of the plurality of regions. Interconnection resources (e.g., interconnection conductors or the like) are provided for forming programmable interconnections region to region and/or between the regions. At least some of these interconnection resources are configured in two forms having architecturally similar but significantly different signal transmission speed characteristics. For example, a major or larger portions (200a, 210a, 230a) of the dual-form interconnection resources have what is termed a normal speed, and smaller portions (200b, 210b, 230b) have a significantly faster signal speed.

Abstract translation: 要解决的问题：提供应用于可编程逻辑器件的互连资源，以加速可编程逻辑阵列集成电路器件的工作速度。 解决方案：可编程逻辑集成电路（10）具有多个可编程逻辑区域（20），所述可编程逻辑区域（20）设置在所述多个区域中相交的行和列的阵列中的设备上。 提供互连资源（例如，互连导体等）以形成区域到区域和/或区域之间的可编程互连。 这些互连资源中的至少一些被配置为具有架构上相似但显着不同的信号传输速度特性的两种形式。 例如，双形式互连资源的主要或较大部分（200a，210a，230a）具有所谓的正常速度，较小部分（200b，210b，230b）具有明显更快的信号速度。 版权所有（C）2012，JPO＆INPIT

公开(公告)号：DE60038659D1

公开(公告)日：2008-06-05

申请号：DE60038659

申请日：2000-03-02

Applicant: ALTERA CORP

Inventor： NGAI TONY ,  PEDERSON BRUCE ,  SHUMARAYEV SERGEY ,  SCHLEICHER JAMES ,  HUANG WEI-JEN ,  HUTTON MICHAEL ,  MARURI VICTOR ,  PATEL RAKESH ,  KAZARIAN PETER J ,  LEAVER ANDREW ,  MENDEL DAVID W ,  PARK JIM

IPC: H03K19/177 ,  H03K19/173

公开(公告)号：DE60012639T2

公开(公告)日：2005-08-04

申请号：DE60012639

申请日：2000-03-02

Applicant: ALTERA CORP

Inventor： SCHLEICHER JAMES ,  PARK JIM ,  SHUMARAYEV SERGEY ,  PEDERSON BRUCE ,  NGAI TONY ,  HUANG WEI-JEN ,  MARURI VICTOR ,  PATEL RAKESH

IPC: G06F7/50 ,  G06F7/506 ,  H03K19/173 ,  H03K19/177

Abstract: A programmable logic device has many regions of programmable logic, together with relatively general-purpose, programmable, interconnection resources that can be used to make interconnections between virtually any of the logic regions. In addition, various types of more local interconnection resources are associated with each logic region for facilitating the making of interconnections between adjacent or nearby logic regions without the need to use the general-purpose interconnection resources for those interconnections. The local interconnection resources support flexible clustering of logic regions via relatively direct and therefore high-speed interconnections, preferably in both horizontal and vertical directions in the typically two-dimensional array of logic regions. The logic region clustering options provided by the local interconnection resources are preferably boundary-less or substantially boundary-less within the array of logic regions.

公开(公告)号：DE60012639D1

公开(公告)日：2004-09-09

申请号：DE60012639

申请日：2000-03-02

Applicant: ALTERA CORP

Inventor： SCHLEICHER JAMES ,  PARK JIM ,  SHUMARAYEV SERGEY ,  PEDERSON BRUCE ,  NGAI TONY ,  HUANG WEI-JEN ,  MARURI VICTOR ,  PATEL RAKESH

IPC: G06F7/50 ,  G06F7/506 ,  H03K19/173 ,  H03K19/177

Abstract: A programmable logic device has many regions of programmable logic, together with relatively general-purpose, programmable, interconnection resources that can be used to make interconnections between virtually any of the logic regions. In addition, various types of more local interconnection resources are associated with each logic region for facilitating the making of interconnections between adjacent or nearby logic regions without the need to use the general-purpose interconnection resources for those interconnections. The local interconnection resources support flexible clustering of logic regions via relatively direct and therefore high-speed interconnections, preferably in both horizontal and vertical directions in the typically two-dimensional array of logic regions. The logic region clustering options provided by the local interconnection resources are preferably boundary-less or substantially boundary-less within the array of logic regions.

公开(公告)号：GB2391671B

公开(公告)日：2004-04-28

申请号：GB0324461

申请日：2000-06-30

Applicant: ALTERA CORP

Inventor： NGAI TONY ,  SHUMARAYEV SERGEY ,  HUANG WEI-JEN ,  PATEL RAKESH H ,  LAI TIN

IPC: H03K19/177

公开(公告)号：JP2006287964A

公开(公告)日：2006-10-19

申请号：JP2006146009

申请日：2006-05-25

Applicant: Altera Corp ,  アルテラ コーポレイションAltera Corporation

Inventor： NGAI TONY ,  PEDERSEN BRUCE ,  SHUMARAYEV SERGEY ,  SCHLEICHER JAMES ,  HUANG WEI-JEN ,  HUTTON MICHAEL ,  MARURI VICTOR ,  PATEL RAKESH ,  KAZARIAN PETER J ,  LEAVER ANDREW ,  MENDEL DAVID W ,  PARK JIM

IPC: H03K19/177 ,  H01L21/82 ,  H03K19/173

CPC classification number: H03K19/17736 ,  H03K19/1737 ,  H03K19/17728 ,  H03K19/17744

Abstract: PROBLEM TO BE SOLVED: To provide interconnection resources to be applied to a programmable logic device for accelerating an operating speed of a programmable logic array integrated circuit. SOLUTION: A programmable logic integrated circuit device (10) has a plurality of regions (20) of programmable logic disposed on the device in a plurality of intersecting rows and columns of such regions. Interconnection resources (e.g., interconnection conductors) are provided for making programmable interconnection to, from and/or between the regions. At least some of these interconnection resources are provided in two forms that are architecturally similar but that have significantly different signal propagation speed characteristics. For example, a major or larger portion of such dual-form interconnection resources (200a, 210a, 230a) may have what may be termed normal signal speed, while a smaller minor portion (200b, 210b, 230b) may have significantly faster signal speed. COPYRIGHT: (C)2007,JPO&INPIT

Abstract translation: 要解决的问题：提供应用于可编程逻辑器件的互连资源，以加速可编程逻辑阵列集成电路的工作速度。 解决方案：可编程逻辑集成电路器件（10）具有多个可编程逻辑区域（20），该可编程逻辑区域设置在该区域的多个相交行和列中的该器件上。 互连资源（例如，互连导体）被提供用于对区域之间进行可编程的互连。 这些互连资源中的至少一些以架构上相似但具有显着不同的信号传播速度特性的两种形式提供。 例如，这种双形互连资源（200a，210a，230a）的主要或更大部分可以具有所谓的正常信号速度，而较小次要部分（200b，210b，230b）可具有明显更快的信号速度 。 版权所有（C）2007，JPO＆INPIT

公开(公告)号：JP2001135728A

公开(公告)日：2001-05-18

申请号：JP2000250337

申请日：2000-07-17

Applicant: ALTERA CORP

Inventor： SHUMARAYEV SERGEY ,  HUANG WEI-JEN ,  PATEL RAKESH

IPC: H01L27/04 ,  G06F7/38 ,  H01L21/82 ,  H01L21/822 ,  H01L25/00 ,  H01L27/118 ,  H05K7/02

Abstract: PROBLEM TO BE SOLVED: To provide a standard cell element of which layout, wiring connection, manufacture and input/output connection architecture can be simplified in a programmable logic device, in which an increasing die size and a packaging density makes a signal path longer and finer, and as a result, presenting the problem of signal delay and signal skew. SOLUTION: A unified cell 80 comprises a cell 86 of a logic array block, a hexagonal interface bump 82 of which size can be easily changed, a trace 88 for electrically connecting a signal drive from an input/output band 84 to a bump 82, a separated power bus 90. The input/output band 84 is aligned with the input/output band 84 of a neighboring unified cell. This eliminates the need for a conventional connection circuit.

公开(公告)号：JP2014200106A

公开(公告)日：2014-10-23

申请号：JP2014131068

申请日：2014-06-26

Applicant: アルテラ コーポレイションAltera Corporation ,  Altera Corp ,  アルテラ コーポレイションAltera Corporation

Inventor： NGAI TONY ,  BRUCE PEDERSON ,  SERGEY SCHUMARAVE ,  SCHLEICHER JAMES ,  HUANG WEI-JEN ,  HUTTON MICHAEL ,  MARURI VICTOR ,  PATEL RAKESH ,  KAZARIAN PETER J ,  ANDREW LIEBER ,  MENDEL DAVID W ,  JIM PARK

IPC: H03K19/177 ,  H03K19/173

CPC classification number: H03K19/17736 ,  H03K19/1737 ,  H03K19/17728 ,  H03K19/17744

Abstract: 【課題】プログラマブルロジックデバイスに適用してプログラマブルロジックアレー集積回路デバイスの動作速度を増加するための相互接続リソースの提供。【解決手段】プログラマブルロジック集積回路(10)は、交差する複数の領域の行および列からなる配列をもって、デバイス上に配置された複数のプログラマブルロジック領域(20)を有する。領域から領域へおよび/または領域間におけるプログラム可能な相互接続を形成するための相互接続リソース(例えば、相互接続コンダクタ等)が設けられ、これらのうちの少なくともいくつかは、構造的には類似であるが著しく異なる信号伝送速度特性を有する2つの形式で構成される。例えば、これらの双対形式相互接続リソースのうちの主要なまたは大きな部分(200a,210a,230a)はノーマル速度と呼ばれるものであり、少ないほうの部分(200b,210b,230b)は大幅に高速な信号速度を有する。【選択図】図2

Abstract translation: 要解决的问题：提供应用于可编程逻辑器件的互连资源，以加速可编程逻辑阵列集成电路器件的工作速度。解决方案：可编程逻辑集成电路（10）具有多个可编程逻辑区域（20） 位于所述多个区域中相交的行和列的阵列中的设备。 提供互连资源（例如，互连导体等）以形成区域到区域和/或区域之间的可编程互连。 这些互连资源中的至少一些被配置为具有架构上相似但显着不同的信号传输速度特性的两种形式。 例如，双形式互连资源的主要或较大部分（200a，210a，230a）具有所谓的正常速度，较小部分（200b，210b，230b）具有明显更快的信号速度。

公开(公告)号：JP2012186863A

公开(公告)日：2012-09-27

申请号：JP2012141122

申请日：2012-06-22

Applicant: Altera Corp ,  アルテラ コーポレイションAltera Corporation

Inventor： NGAI TONY ,  BRUCE PEDERSON ,  SERGEY SCHUMARAVE ,  SCHLEICHER JAMES ,  HUANG WEI-JEN ,  HUTTON MICHAEL ,  MARURI VICTOR ,  PATEL RAKESH ,  KAZARIAN PETER J ,  ANDREW LIEBER ,  MENDEL DAVID W ,  JIM PARK

IPC: H03K19/173 ,  H03K19/177

CPC classification number: H03K19/17736 ,  H03K19/1737 ,  H03K19/17728 ,  H03K19/17744

Abstract: PROBLEM TO BE SOLVED: To provide interconnection resources for increasing operation speed of a programmable logic array integrated circuit device, by application on a programmable logic device.SOLUTION: A programmable logic integrated circuit (10) has a plurality of regions (20) of programmable logic disposed on the device in an array consisting of a plurality of intersecting rows and columns of regions. Interconnection resources (e.g., interconnection conductors, etc.) are provided for making programmable interconnections to, from, and/or between the regions. At least some of these interconnection resources are provided in two forms that are architecturally similar but that have significantly different signal propagation speed characteristics. For example, a major or larger portion (200a, 210a, 230a) of such dual-form interconnection resources has speed termed normal speed, while a smaller minor portion (200b, 210b, 230b) has significantly faster signal speed.

Abstract translation: 要解决的问题：通过应用于可编程逻辑器件，提供用于提高可编程逻辑阵列集成电路器件的操作速度的互连资源。 解决方案：可编程逻辑集成电路（10）具有多个可编程逻辑区域（20），该可编程逻辑区域设置在由多个相交的行和列区域组成的阵列中。 互连资源（例如，互连导体等）被提供用于对区域之间，从区域和/或区域之间进行可编程互连。 这些互连资源中的至少一些以架构上相似但具有显着不同的信号传播速度特性的两种形式提供。 例如，这种双形互连资源的主要或较大部分（200a，210a，230a）具有称为正常速度的速度，而较小次要部分（200b，210b，230b）具有明显更快的信号速度。 版权所有（C）2012，JPO＆INPIT

公开(公告)号：JP2006246534A

公开(公告)日：2006-09-14

申请号：JP2006146010

申请日：2006-05-25

Applicant: Altera Corp ,  アルテラ コーポレイションAltera Corporation

Inventor： NGAI TONY ,  PEDERSEN BRUCE ,  SHUMARAYEV SERGEY ,  SCHLEICHER JAMES ,  HUANG WEI-JEN ,  HUTTON MICHAEL ,  MARURI VICTOR ,  PATEL RAKESH ,  KAZARIAN PETER J ,  LEAVER ANDREW ,  MENDEL DAVID W ,  PARK JIM

IPC: H03K19/177 ,  H01L21/82 ,  H03K19/173

CPC classification number: H03K19/17736 ,  H03K19/1737 ,  H03K19/17728 ,  H03K19/17744

Abstract: PROBLEM TO BE SOLVED: To provide an interconnection resource for applying to a programmable logic device for increasing the operating speed of a programmable logic array integrated circuit device. SOLUTION: A programmable logic integrated circuit device (10) has a plurality of programmable logic regions (20), disposed on the device with a plurality of intersecting the rows and columns of such regions. Interconnection resources for making programmable interconnections to, from and/or between the regions (e.g., interconnecting conductors or the like) are provided on the device. At least some of these interconnection resources are constituted of two forms, that are architecturally similar but that have markedly different signal propagation speed characteristics. For example, a major or larger portion of such dual-form interconnection resources (200a, 210a, 230a) may have what is called a "normal signal speed", while the smaller of the portions (200b, 210b, 230b) has a significantly higher signal speed. COPYRIGHT: (C)2006,JPO&NCIPI

Abstract translation: 要解决的问题：提供用于应用于可编程逻辑器件的互连资源，以提高可编程逻辑阵列集成电路器件的工作速度。 解决方案：可编程逻辑集成电路器件（10）具有多个可编程逻辑区域（20），该多个可编程逻辑区域（20）设置在多个与这些区域的行和列相交的装置上。 用于在区域之间（或连接导体等）进行可编程互连的互连资源设置在该设备上。 这些互连资源中的至少一些由架构上相似但具有明显不同的信号传播速度特性的两种形式构成。 例如，这种双形互连资源（200a，210a，230a）的主要或较大部分可以具有所谓的“正常信号速度”，而较小的部分（200b，210b，230b）具有显着的 信号速度更高。 版权所有（C）2006，JPO＆NCIPI