21.
    发明专利
    未知

    公开(公告)号:DE69309649D1

    公开(公告)日:1997-05-15

    申请号:DE69309649

    申请日:1993-06-18

    Abstract: PCT No. PCT/KR93/00050 Sec. 371 Date Jun. 27, 1994 Sec. 102(e) Date Jun. 27, 1994 PCT Filed Jun. 18, 1993 PCT Pub. No. WO94/00828 PCT Pub. Date Jan. 6, 1994A coin treatment apparatus is disclosed that includes structure for selecting the inserted coins based upon their size, in accordance with their specific currency units, and transferring the coins to a receiving space. Once in the receiving space, coins of the correct currency unit are moved to their respective receiving containers within a receiving box. Coins that are not of the correct currency unit are transferred to a separate receiving space and discharged from the apparatus.

    22.
    发明专利
    未知

    公开(公告)号:ES2040659B1

    公开(公告)日:1996-11-01

    申请号:ES9201484

    申请日:1992-07-16

    Inventor: IL SONG HAN

    Abstract: A MOSFET controlling multiplier for obtaining the precise function of the operational multiplication by offsetting the offset voltage of MOSFET to remove the non-linear current of MOSFET, utilizing symmetrical voltage sources and a current mirror circuit is disclosed. The MOSFET controlling multiplier utilizes a MOSFET linear means for linearly varying the output current I to a node A in accordance with an input voltage from an input voltage source Vg and a symmetrical input voltage from voltage sources Vx and -Vx. The input voltage from the input voltage source Vg is operatively associated with the symmetrical input voltage from the voltage sources Vx and -Vx. An impedance element Z outputs a voltage Vo, with the impedance element Z being connected to the node A of the MOSFET linear means and the ground.

    23.
    发明专利
    未知

    公开(公告)号:DE4445345A1

    公开(公告)日:1996-06-27

    申请号:DE4445345

    申请日:1994-12-19

    Abstract: Disclosed is a fabrication of a bipolar transistor using an enhanced trench isolation so as to improve integration and performance thereof, comprising the steps of sequentially etching back portions corresponding to a trench using a trench forming mask to a predetermined depth of the buried collector to form the trench; filling an isolation insulating layer into the trench; polishing the isolation insulating layer up to a surface of the silicon oxide layer; sequentially forming a second insulating layer on the isolating insulating layer and the silicon oxide layer; removing the first polysilicon layer and the first insulating layer formed on an inactive region other than an active region defined by the trench; thermal-oxidizing the collector layer formed on the inactive region to form a thermal oxide layer; removing the second insulating layer and sequentially forming a third polysilicon, a third insulating layer and a second nitride layer; etching back layers formed on a portion of the first insulating layer to form an opening in the active region; forming a first side wall on both edges of the opening and removing the first insulating layer; forming an intrinsic base at a region where the first insulating layer is removed to electrically connect the intrinsic base with an extrinsic base in self-alignment; forming a second side wall on both sides of the first side wall; and forming an emitter layer on the intrinsic base.

    Controlling overload in hybrid switching system

    公开(公告)号:DE4444790A1

    公开(公告)日:1995-07-20

    申请号:DE4444790

    申请日:1994-12-15

    Abstract: The method controls overloading in a fully electronic exchange system including and operating and a waiting processor which indicates a cut off and makes an interface available to a user. It also has a number translation processor, an internal network processor which connects different floors, and several access processors. The latter are arranged to be distributed about the other processors. An overload control is started by the user, using a release value for the original calls, a value for the incoming calls and a value for the target and outgoing calls, for calls from the user which are accepted over a first period. A delay in each processor in the priority sequence is detected and used to determine a system overload. A CPU busy rate of each processor is determined in a second period and used to determine a traffic overload of a processor. The control procedure used depends on the type of overload, i.e. either a user overload, a system overload or a traffic overload.

    A transmit reference oscillator for satellite communications

    公开(公告)号:GB2285353A

    公开(公告)日:1995-07-05

    申请号:GB9425738

    申请日:1994-12-20

    Abstract: In the TRO(Transmit Reference Oscillator) for generating a reference frequency to transmit data about 500 MHz total bandwidth which is a bandwidth of a satellite communication relay, the apparatus comprises: a 15 dividing means 22 for dividing 5MHz reference signal locked from a hub station by 15, and outputting 333.3 KHz; a VCO(Voltage Controlled Oscillator) means 25 for inputting a filtered DC voltage, and outputting a transmit reference frequency; a 4 dividing means 26 for inputting the transmit reference frequency outputted from the VCO means 25, and dividing by 4; a CP(Control Processor) means 29 for outputting a divide rate control signal; a N dividing means 27 for outputting and dividing the 4 divided signal from the 4 dividing means 26 by N according to the divide rate control signal of the CP means 29; a phase detecting means 23 for comparing an output signal phase of the N dividing means 27 with an output signal phase of the 15 dividing means 22, and detecting its difference signal; a low pass filtering means 24 for filtering the phase difference signal detected from the phase detecting means 23, and outputting it into the VCO means 25; and an alarm generating means 28 for inputting the output signal of the 15 dividing means 22 and the output signal of the N dividing means 27, and generating an alarm signal according to a phase difference.

    29.
    发明专利
    未知

    公开(公告)号:PT100692A

    公开(公告)日:1994-05-31

    申请号:PT10069292

    申请日:1992-07-15

    Inventor: HAN IL SONG

    Abstract: A MOSFET analog multiplier with a variable resistive MOSFET linear means for linearly varying output current I depending upon a symmetrical input voltage from voltage sources V2 and -V2 and an input voltage from an input voltage source V1 operatively associated with the symmetrical input voltage from the voltage source V2 and -V2, with the variable resistive MOSFET linear means having a node A to output the varied output current I therethrough is disclosed. An operational amplifying unit for amplifying the linearly varied output current I and which includes an operational amplifier U with an inverting input terminal connected to the node A of the MOSFET linear means, a non-inverting input terminal connected to ground, and an output terminal. The operational amplifying unit further includes a feedback element Z connected between the inverting input terminal and the output terminal of the operational amplifier U, where in use the output terminal outputs a voltage Vo.

    Voice information service system utilizing approximately matched input character string and key word,and the method for the approximate matching thereof

    公开(公告)号:GB2236232B

    公开(公告)日:1994-03-02

    申请号:GB9017560

    申请日:1990-08-10

    Abstract: A voice information system utilizing approximately matched input character string and key word and a method for the approximate matching thereof is disclosed. A telephone apparatus is provided to transmit a dual tone multi-frequency (DTMF) signal by utilizing a character panel including a plurality of buttons which are orderly arranged therein. An exchange apparatus is provided to intermediate the DTMF signal. A telephone line matching apparatus is connected from the exchange apparatus to detect a line status of the system and protect the system from an instantaneous higher voltage. A DTMF receiver apparatus converts the DTMF signal into a corresponding digital signal. A service provider terminal apparatus is provided to input a plurality of key words corresponding to each service name and information data to be provided. A key word storage apparatus includes a service name file unit for storing a service name file, and a key word dictionary unit for storing a key word dictionary. A text information storage apparatus stores a plurality of information data corresponding to each service name. A central processing unit converts a digital signal outputted from the DTMF receiver apparatus into an input character string to match the input character string with the key words stored in the key word storage apparatus in order to provide information data. A voice output apparatus is connected from the central processing unit, for converting a digital voice data signal into a voice signal to thereby provide the desired information service to the user.

Patent Agency Ranking