-
-
-
公开(公告)号：KR1020170061372A
公开(公告)日：2017-06-05
申请号：KR1020150166309
申请日：2015-11-26
Applicant: 삼성전기주식회사
CPC classification number: H01G4/012 , H01G4/12 , H01G4/232 , H01G4/2325 , H01G4/30 , H01G13/006
Abstract: 본개시의일 실시예에따른커패시터는금속및 수지를포함하여제1 및제3 전극층사이에배치된제2 전극층을포함하며, 커패시터바디의측면을덮는부분이커패시터바디의상하면을덮는부분보다얇게형성된다. 제2 전극층을포함하여외부충격에의한크랙발생을방지함과동시에커패시터의 ESR을감소시켜커패시터의전기적특성을향상시킬수 있다.
Abstract translation: 根据本公开的一个实施例中电容器包括设置在包括金属和树脂的第一mitje第三电极层之间的第二电极层，形成覆盖所述电容器主体侧比覆盖所述电容器素体的服装时，部分薄的一部分 是的。 可以防止包括第二电极层在内的外部冲击引起的裂纹并降低电容器的ESR，由此改善电容器的电特性。
-
公开(公告)号：KR1020150017966A
公开(公告)日：2015-02-23
申请号：KR1020130094259
申请日：2013-08-08
Applicant: 삼성전기주식회사
CPC classification number: H01G4/12 , H01G4/012 , H01G4/232 , H01G4/30 , H05K1/181 , H05K3/3436 , H05K2201/10015 , H05K2201/10636 , H05K2201/2045 , H05K2203/0465 , Y02P70/611 , Y02P70/613
Abstract: One embodiment of the present invention provides a multilayer ceramic capacitor that includes a ceramic body which includes a dielectric layer, first and second main surfaces which face each other in a thickness direction, first and second cross sections which face each other in a longitudinal direction, and first and second lateral surfaces which face each other in a transverse direction, an active layer which is arranged in the ceramic body and includes a first internal electrode which includes a first lead part which is exposed to at least one lateral surface of the first and second lateral surfaces and a second internal electrode which is arranged to face the first internal electrode and includes a second lead part which is exposed to at least one lateral surface of the first and second lateral surfaces, and forms a capacity, a top cover layer which is formed on the upper side of the thickness direction of the active layer, a bottom cover layer which is formed on the lower side of the thickness direction of the active layer and is thicker than the top cover layer, a first external electrode which is connected to the first internal electrode and is extended from the exposed lateral surface of the first lead part to at least one surface of the first and second main surfaces, a second external electrode which is connected to the second internal electrode and is extended from the exposed lateral surface of the second lead part to at least one surface of the first and second main surfaces, and an insulation layer which covers the first and second external electrodes which are formed on the first and second lateral surfaces.
Abstract translation: 本发明的一个实施例提供了一种多层陶瓷电容器，其包括陶瓷体，该陶瓷体包括电介质层，厚度方向彼此面对的第一和第二主表面，在纵向彼此相对的第一和第二横截面， 以及在横向上彼此相对的第一和第二侧表面，布置在陶瓷体中并包括第一内部电极的有源层，该第一内部电极包括暴露于第一和第二侧表面的第一引线部分， 第二侧表面和第二内部电极，其布置成面对第一内部电极并且包括暴露于第一和第二侧表面的至少一个侧表面并形成容量的第二引线部分，顶盖层，其覆盖层 形成在有源层的厚度方向的上侧，形成在下侧的底盖层 有源层的厚度方向并且比顶盖层厚;第一外部电极，其连接到第一内部电极并且从第一引线部分的暴露的侧表面延伸到第一引线部分的至少一个表面;以及 第二主表面，第二外部电极，其连接到第二内部电极并且从第二引线部分的暴露的侧表面延伸到第一和第二主表面的至少一个表面;以及绝缘层，其覆盖第一主表面 以及形成在第一和第二侧表面上的第二外部电极。
-
公开(公告)号：KR101444534B1
公开(公告)日：2014-09-24
申请号：KR1020120107928
申请日：2012-09-27
Applicant: 삼성전기주식회사
CPC classification number: H05K1/0216 , H01G2/065 , H01G4/224 , H01G4/30 , H05K3/3442 , H05K2201/10015
Abstract: 본 발명은, 복수의 유전체층이 적층된 세라믹 소체; 상기 유전체층의 적어도 일면에 형성되며, 상기 유전체층의 적층 방향을 따라 상기 세라믹 소체의 양 단면을 통해 번갈아 노출된 복수의 제1 및 제2 내부 전극; 상기 유전체층의 적층 방향을 따라 상기 세라믹 소체의 일면에 형성되며, 그 두께가 3 내지 500 ㎛인 제1 진동 흡수층; 상기 세라믹 소체의 양 단면에 형성되며, 상기 제1 및 제2 내부 전극의 노출된 부분과 전기적으로 연결된 제1 및 제2 외부 전극; 및 상기 제1 및 제2 외부 전극에서 상기 제1 진동 흡수층이 형성된 면이 실장되는 인쇄회로기판; 을 포함하는 적층 세라믹 전자 부품을 제공한다.
-
Patent Agency Ranking
公开(公告)号：KR1020140058903A
公开(公告)日：2014-05-15
申请号：KR1020120125349
申请日：2012-11-07
Applicant: 삼성전기주식회사
CPC classification number: H01G4/12 , H01F17/0013 , H01G4/232 , H01G4/2325 , H01G4/30 , H05K3/3442 , H05K2201/10015 , H05K2201/2045 , Y02P70/613
Abstract: The present invention relates to a multi-layered ceramic electronic component. A multi-layered ceramic electronic component according to an embodiment of the present invention includes a ceramic body including a dielectric layer, first and second main surfaces facing each other, first and second side surfaces facing each other and first and second sectional surfaces facing each other; a first internal electrode having a superposed region having a capacity part formed in the ceramic body, formed to allow the superposed region to be exposed to the first side surface and having a first lead part extending from the capacity part to be exposed to the first side surface; a second internal electrode insulated from the first internal electrode and having a second lead part extending from the capacity part to be exposed to the first side surface; a first external electrode connected to the first lead part and extending from the first sectional surface of the ceramic body; a second external electrode connected to the second lead part and extending from the second sectional surface of the ceramic body; and an insulating layer formed on the first side surface of the ceramic body. In addition, a sub-conductor layer formed on outsides of the first and second external electrodes formed on the first and second sectional surfaces may be further included.
Abstract translation: 本发明涉及一种多层陶瓷电子部件。 根据本发明实施例的多层陶瓷电子部件包括：陶瓷体，包括电介质层，彼此面对的第一和第二主表面，彼此面对的第一和第二侧表面以及彼此相对的第一和第二截面 ; 第一内部电极，其具有形成在所述陶瓷体中的电容部分的叠置区域，所述第一内部电极形成为允许所述叠置区域暴露于所述第一侧表面，并且具有从所述容量部分延伸以暴露于所述第一侧面的第一引线部分 表面; 与所述第一内部电极绝缘的第二内部电极，具有从所述容纳部延伸以露出到所述第一侧面的第二引线部; 连接到第一引线部分并从陶瓷体的第一截面延伸的第一外部电极; 连接到第二引线部分并从陶瓷体的第二截面延伸的第二外部电极; 以及形成在陶瓷体的第一侧表面上的绝缘层。 此外，还可以包括形成在形成在第一和第二截面上的第一和第二外部电极的外侧上的分导体层。
-
公开(公告)号：KR1020140002992A
公开(公告)日：2014-01-09
申请号：KR1020120070184
申请日：2012-06-28
Applicant: 삼성전기주식회사
CPC classification number: H01G4/30 , H01G4/005 , H01G4/12 , Y10T29/435
Abstract: The present invention relates to a multi-layer ceramic electronic component and a manufacturing method thereof, which includes a ceramic main body which includes a dielectric layer; multiple internal electrodes which are arranged to face each other across the dielectric layer in the ceramic main body; and an external electrode which is electrically connected to the multiple internal electrodes. The ceramic main body includes: an active layer which is a capacity formation part; and a cover layer (C) which is formed in at least one side between the upper and lower sides of the active layer and is a capacity non-formation part. The average (td) of a cross section, in a length-thickness direction (L-T), which is cut in the central part of the width direction (W) of the ceramic main body of the cover layer (C) is 15 μm or less and the external electrode includes conductive metal and glass. When A is an area which the glass occupies and B is an area which the conductive metal occupies in the external electrode, the multi-layer ceramic electrode component and the manufacturing method thereof satisfy 0.05
Abstract translation: 多层陶瓷电子部件及其制造方法技术领域本发明涉及包含电介质层的陶瓷主体的多层陶瓷电子部件及其制造方法， 多个内部电极被布置为相对于陶瓷主体中的电介质层彼此面对; 和与多个内部电极电连接的外部电极。 陶瓷主体包括：作为容量形成部的有源层; 以及覆盖层（C），其形成在有源层的上侧和下侧之间的至少一侧中，并且是容量非形成部分。 在覆盖层（C）的陶瓷主体的宽度方向（W）的中央部切断的长度方向（LT）的截面的平均值（td）为15μm， 外部电极包括导电金属和玻璃。 当A是玻璃所占据的区域，B是导电金属占据外部电极的面积时，多层陶瓷电极组件及其制造方法满足0.05≤A/B≤0.6。
-
公开(公告)号：KR1020120054843A
公开(公告)日：2012-05-31
申请号：KR1020100116172
申请日：2010-11-22
Applicant: 삼성전기주식회사
CPC classification number: H01G13/006 , B05C3/20 , H01G4/232 , H01G4/30
Abstract: PURPOSE: An apparatus and method for forming an electrode are provided to improve the reliability and electrode connectivity of a laminated ceramic condenser by forming an electrode with a uniform thickness on the electrode forming surface of a ceramic laminate. CONSTITUTION: An electrode is formed on an outer surface of a ceramic laminate printed with an internal electrode. An electrode forming device includes a blast table(40) and a mover. The blast table has an uneven part which is coated with electrode material paste(30). The mover moves a ceramic laminate(10) to contact the ceramic laminate with the blast table.
Abstract translation: 目的：提供一种用于形成电极的装置和方法，以通过在陶瓷层压体的电极形成表面上形成均匀厚度的电极来提高层压陶瓷电容器的可靠性和电极连通性。 构成：电极形成在印有内部电极的陶瓷层压体的外表面上。 电极形成装置包括鼓表（40）和移动器。 喷丸台具有涂覆有电极材料浆料（30）的不均匀部分。 移动器移动陶瓷层压板（10）以与鼓风台接触陶瓷层压板。
-
公开(公告)号：KR1020050073356A
公开(公告)日：2005-07-13
申请号：KR1020040001728
申请日：2004-01-09
Applicant: 삼성전기주식회사
IPC: H01G4/232
Abstract: 본 발명은 적층 세라믹 콘덴서, 적층형 인덕터, 칩 저항등의 칩 부품의 단자 전극용 페이스트 조성물에 관한 것으로서, 실란 커플링재를 적정량 첨가함으로써 바인더 함량의 증가나 탈바인더가 어려운 에틸셀률로스계 수지를 사용하지 않고도 충분한 건조막 강도를 구현할 수 있는 칩 부품 단자 전극용 페이스트 조성물을 제공하고자 하는데, 그 목적이 있는 것이다.
본 발명은 도전성 금속: 65∼75중량%, 그라스 프릿(glass frit): 4∼10중량%, 바인더: 4∼10중량%, 및 나머지 용재를 포함하여 조성되는 기본 페이스트에 기본 페이스트 중량에 대하여 0.5∼3.0중량%의 실란 커플링재가 첨가되어 이루어진 것을 특징으로 하는 칩 부품 단자 전극용 페이스트 조성물을 그 요지로 한다.
본 발명에 의하면, 단자 전극의 건조막 강도를 개선시키고, 특히 기저 세라믹 소체와 건조된 단자 전극 사이의 접착력이 크게 개선되어 단자 전극 부분의 파손 불량을 개선시킬 수 있는 효과가 있는 것이다. -
-
-
-
-
-
-
-
-
Search Results
90
records
(took 0.027 seconds)
