-
1.
公开(公告)号:JPH07319704A
公开(公告)日:1995-12-08
申请号:JP11600195
申请日:1995-05-15
Applicant: CONS RIC MICROELETTRONICA
Inventor: BIAJIYO JIYAKAROONE , BUINCHIENTSUO KATANIA , KURAUDEIO RUTSUTSUI , BUINCHIENTSUO MATORANGA
Abstract: PURPOSE: To provide a parallel processing method and the circuit constitution for many fuzzy rules independent of the premise part of a rule or the number of terms constituting a logical operator connecting the rules. CONSTITUTION: An inference unit 1 includes plural same inference processing lines 2 having a module structure which are connected in parallel between a data bus and a connecting block 19, and each includes an evaluation block 3, calculation block 4, and consequent part processing block 5 in a belonging relation, and those blocks 3, 4, and 5 are serially connected.
-
公开(公告)号:JPH07141183A
公开(公告)日:1995-06-02
申请号:JP12539794
申请日:1994-06-07
Applicant: SGS THOMSON MICROELECTRONICS , CONS RIC MICROELETTRONICA
Inventor: BIAJIYO RUTSUSO , RINARUDO PORUTSUTSUI , KURAUDEIO RUTSUTSUI
Abstract: PURPOSE: To minimize the size of a storage part and to perform an operation at a high calculation speed and at the excellent degree of a resolution by limiting the storage of a belonging relation function corresponding to a point where the value of the degree of the belonging relation of a function is not zero (not null) in a discussion area. CONSTITUTION: Signals from a system 9 to be controlled are converted to fuzzy logic information by a conversion device 2 and then sent to the storage part 5A and the specified storage of only a part of the information is executed there. The size of the storage part 5A is decided in response to the number of the non-zero values of the belonging relation function f (m) at the prescribed point (m) of the discussion area U provided with the maximum number of a non-null value and is far more compact than the size of the storage part obtained by a conventional method. The information stored in the storage part 5A is sent to a buffer part 8 and the restoration of the fuzzy logic information to be used in a calculation part 6 for an appropriate inference operation is implemented there. Thus, while minimizing a required storage capacity for a hardware, the operation is performed at the high calculation speed and at the high degree of the resolution.
-