-
公开(公告)号:DE19847245C2
公开(公告)日:2003-06-18
申请号:DE19847245
申请日:1998-10-14
Applicant: IBM
Inventor: HAAS JUERGEN , HALLER WILHELM , KRAUCH ULRICH , LUDWIG THOMAS , WETTER HOLGER
-
公开(公告)号:GB2455212A
公开(公告)日:2009-06-03
申请号:GB0823157
申请日:2008-12-19
Applicant: IBM
Inventor: GERWIG GUENTER , MAYER ULRICH , LEHNERT FRANK , SWANEY SCOTT BARNETT , WOERNER ALEXANDER , KRAUCH ULRICH
IPC: G06F11/10
Abstract: When a central processing unit (CPU) writes processor status to a register file 22, an error correction code is generated 20,21 from the word write selection 12,13, the register file write selection 10, the register file write address 11 and the write data 14,15. The error correction code is stored with the data in the register file. When the data is read back, an error correction code is generated from the word read selection, the register file read selection, the register file read address and the read data. This is compared with the value which was stored when the data was written. Any difference signifies an error. The processor status may be stored in the register file as two separate words with separate error correction codes. In this case, the high and low words are selected using the word write selection and the word read selection.
-
公开(公告)号:GB2506275A
公开(公告)日:2014-03-26
申请号:GB201315088
申请日:2013-08-23
Applicant: IBM
Inventor: LIND KURT , WOERNER ALEXANDER , HALLER WILHELM , KRAUCH ULRICH
IPC: G06F17/50
Abstract: Fixing an early mode slack in a hierarchically designed hardware device with at least one source macro, an integration unit and at least one sink macro. Hardware design timing data is loaded to determine pins where an early mode slack fix can be applied; for each such pin determining a location across the design hierarchy for the early mode slack fix by calculating a weight value for each of a selection of fix locations of the early mode slack based on absolute values of arrival times of data signals, ratio and difference between arrival times of late mode data signals and early mode data signals; and assigning the early mode slack fix to the determined location based on said weight value. The hardware design timing data can be filtered to determine sink macro input pins. Asssignments of critical pins to be fixed in the source or sink macro by adding delay devices or buffers may be made.
-
公开(公告)号:DE19847245A1
公开(公告)日:1999-07-22
申请号:DE19847245
申请日:1998-10-14
Applicant: IBM
Inventor: HAAS JUERGEN , HALLER WILHELM DR , KRAUCH ULRICH , LUDWIG THOMAS , WETTER HOLGER
Abstract: The two operands (A,B) are fed to a carry network (30) and a partial sum arithmetic unit (32) that contains a bit function generator (42) and a sum generator. The outputs are fed to a result selector (70) that consists of AND logic (72- 92) and three multiplexers (M1-M3).
-
公开(公告)号:DE19846828A1
公开(公告)日:1999-05-20
申请号:DE19846828
申请日:1998-10-10
Applicant: IBM
Inventor: HALLER WILHELM DR , KRAUCH ULRICH , LUDWIG THOMAS , WETTER HOLGER
Abstract: The combined binary decimal adder has summing logic coupled to decimal point carry logic. The unit contains correction logic (24,26) that acts upon different operands and introduces a +6 and -6 correction values. An initial sum logic unit (36,38) generates for each decimal position corrected operands. Outputs are fed to multiplexers (M5-M8).
-
公开(公告)号:GB2506275B
公开(公告)日:2014-08-20
申请号:GB201315088
申请日:2013-08-23
Applicant: IBM
Inventor: LIND KURT , WOERNER ALEXANDER , HALLER WILHELM , KRAUCH ULRICH
IPC: G06F17/50
-
公开(公告)号:GB2506179A
公开(公告)日:2014-03-26
申请号:GB201217030
申请日:2012-09-25
Applicant: IBM
Inventor: LIND KURT , WOERNER ALEXANDER , HALLER WILHELM , KRAUCH ULRICH
IPC: G06F17/50
Abstract: Fixing an early mode slack in a hierarchically designed hardware device with at least one source macro, an integration unit and at least one sink macro. Hardware design timing data is loaded to determine pins where an early mode slack fix can be applied; for each such pin determining a location across the design hierarchy for the early mode slack fix by calculating a weight value for each of a selection of fix locations of the early mode slack based on absolute values of arrival times of data signals, ratio and difference between arrival times of late mode data signals and early mode data signals; and assigning the early mode slack fix to the determined location based on said weight value. The hardware design timing data can be filtered to determine sink macro input pins. Asssignments of critical pins to be fixed in the source or sink macro by adding delay devices or buffers may be made.
-
8.
公开(公告)号:GB2455212B
公开(公告)日:2012-03-21
申请号:GB0823157
申请日:2008-12-19
Applicant: IBM
Inventor: GERWIG GUENTER , MAYER ULRICH , LEHNERT FRANK , SWANEY SCOTT BARNETT , WOERNER ALEXANDER , KRAUCH ULRICH
IPC: G06F11/10
-
公开(公告)号:DE19846828B4
公开(公告)日:2005-04-21
申请号:DE19846828
申请日:1998-10-10
Applicant: IBM
Inventor: HALLER WILHELM , KRAUCH ULRICH , LUDWIG THOMAS , WETTER HOLGER
-
-
-
-
-
-
-
-