-
公开(公告)号:US20210267047A1
公开(公告)日:2021-08-26
申请号:US17032244
申请日:2020-09-25
Applicant: CHIPBOND TECHNOLOGY CORPORATION
Inventor: Chia-En Fan , Hui-Yu Huang , Chih-Ming Peng , Chun-Te Lee
Abstract: A circuit board disclosed in the present invention includes a substrate and a circuit layer. The circuit layer is formed on a surface of the substrate and includes at least one test circuit line. The test circuit line includes a main segment and a branch segment connected with each other. The branch segment is provided to be contacted with a test equipment for electrical test so as to protect the main segment from breaking during electrical test.
-
公开(公告)号:US20210013865A1
公开(公告)日:2021-01-14
申请号:US16581901
申请日:2019-09-25
Applicant: CHIPBOND TECHNOLOGY CORPORATION
Inventor: Cheng-Hung Shih , Cheng-Fan Lin
IPC: H03H9/02 , H03H9/05 , H01L41/047 , H03H9/145
Abstract: A surface acoustic wave device includes a piezoelectric substrate, a supportive layer, a cover layer and a pillar bump. The supportive layer is disposed on the piezoelectric substrate and around a transducer, the cover layer covers the supportive layer, and the pillar bump is located in a lower via hole of the supportive layer and an upper via hole of the cover layer. The upper via hole has a lateral opening located on a lateral surface of the cover layer, and the pillar bump in the cover layer protrudes from the lateral surface of the cover layer via the lateral opening.
-
公开(公告)号:US20200295123A1
公开(公告)日:2020-09-17
申请号:US16885461
申请日:2020-05-28
Applicant: CHIPBOND TECHNOLOGY CORPORATION
Inventor: Cheng-Hung Shih , Nian-Cih Yang , Yi-Cheng Chen , Shang-Jan Yang
Abstract: A semiconductor device having 3D inductor includes a first transverse inductor, a longitudinal inductor and a second transverse inductor. The first transverse inductor is formed on a first substrate, the second transverse inductor and the longitudinal inductor are formed on a second substrate. The second substrate is bonded to the first substrate to connect the first transverse inductor and the longitudinal inductor such that the first transverse inductor, the longitudinal inductor and the second transverse inductor compose a 3D inductor.
-
公开(公告)号:US20200266262A1
公开(公告)日:2020-08-20
申请号:US16401736
申请日:2019-05-02
Applicant: CHIPBOND TECHNOLOGY CORPORATION
Inventor: Cheng-Hung Shih , Nian-Cih Yang , Yi-Cheng Chen , Shang-Jan Yang
Abstract: A semiconductor device having 3D inductor includes a first transverse inductor, a longitudinal inductor and a second transverse inductor. The first transverse inductor is formed on a first substrate, the second transverse inductor and the longitudinal inductor are formed on a second substrate. The second substrate is bonded to the first substrate to connect the first transverse inductor and the longitudinal inductor such that the first transverse inductor, the longitudinal inductor and the second transverse inductor compose a 3D inductor.
-
公开(公告)号:US20200091385A1
公开(公告)日:2020-03-19
申请号:US16260528
申请日:2019-01-29
Applicant: CHIPBOND TECHNOLOGY CORPORATION
Inventor: Chin-Tang Hsieh , Cheng-Hung Shih
Abstract: A microchip is electrically connected to a substrate to become a chip package, preferably for LED. A chip of the package includes a body and at least one electrode which is disposed and exposed on a surface of the body. The electrode includes a confining groove and a confining wall. The confining wall is peripherally located around the confining groove and provided to confine at least one conductive particle of an adhesive in the confining groove. The electrode of the chip is electrically connected to a bonding pad of a substrate via the conductive particle confined in the confining groove.
-
公开(公告)号:US10340216B1
公开(公告)日:2019-07-02
申请号:US15990747
申请日:2018-05-28
Applicant: CHIPBOND TECHNOLOGY CORPORATION
Inventor: Chin-Tang Hsieh
Abstract: A semiconductor package includes a chip and a circuit substrate having leads. Each of the leads has an upper wide portion and a lower wide portion in a bonding area so as there are an upper notch and a lower notch in the bonding area. The upper and lower notches face toward the upper and lower wide portions of the adjacent lead, respectively. The upper and lower wide portions are designed to prevent defective bonding caused by shifting between the leads and the chip humps. Additionally, there are adequate etching spaces between the leads because the wide portions and the notches are staggered with each other such that incomplete etching between the leads is preventable during etching process.
-
公开(公告)号:US10242899B2
公开(公告)日:2019-03-26
申请号:US15456652
申请日:2017-03-13
Applicant: CHIPBOND TECHNOLOGY CORPORATION
Inventor: Chien-Ming Kuo , Hung-Ching Chang
IPC: H01L21/00 , H01L21/677 , H01L21/673
Abstract: A wafer cassette for storing wafers comprises a case and a plurality of carriers for carrying the wafers. Each of the carriers is pivotally and movably mounted to a pivot of the case, and can selectively accommodate in or depart from an accommodation space of the case for benefit of the wafer loading or unloading.
-
公开(公告)号:US09510441B2
公开(公告)日:2016-11-29
申请号:US14642945
申请日:2015-03-10
Applicant: CHIPBOND TECHNOLOGY CORPORATION
Inventor: Chin-Tang Hsieh , Fei-Jain Wu , Chia-Jung Tu
CPC classification number: H05K1/0209 , H05K1/0203 , H05K1/028 , H05K1/0346 , H05K1/0393 , H05K1/189 , H05K2201/0154 , H05K2201/066 , H05K2201/068
Abstract: A flexible substrate includes a circuit board, a flexible heat-dissipating structure and an adhesive. The circuit board has a substrate and a circuit layer formed on a top surface of the substrate, and the flexible heat-dissipating structure has a flexible supporting plate and a flexible heat-dissipating metal layer formed on a surface of the flexible supporting plate. The flexible heat-dissipating metal layer of the flexible heat-dissipating structure is connected with a bottom surface of the substrate by the adhesive. The circuit layer and the flexible heat-dissipating metal layer are made of same material.
Abstract translation: 柔性基板包括电路板,柔性散热结构和粘合剂。 电路基板具有形成在基板顶面的基板和电路层,柔性散热结构具有柔性支撑板和形成在柔性支撑板的表面上的柔性散热金属层。 柔性散热结构的柔性散热金属层通过粘合剂与基板的底面连接。 电路层和柔性散热金属层由相同的材料制成。
-
公开(公告)号:US09230823B1
公开(公告)日:2016-01-05
申请号:US14530896
申请日:2014-11-03
Applicant: CHIPBOND TECHNOLOGY CORPORATION
Inventor: Cheng-Hung Shih , Kuo-Hua Yang , Hsiang-Pin Hou
IPC: H01L21/44 , H01L21/311
CPC classification number: H01L21/31133 , H01L24/03 , H01L24/05 , H01L24/11 , H01L24/13 , H01L2224/02311 , H01L2224/02313 , H01L2224/02331 , H01L2224/0345 , H01L2224/03462 , H01L2224/03464 , H01L2224/0347 , H01L2224/03912 , H01L2224/03914 , H01L2224/05008 , H01L2224/05022 , H01L2224/05548 , H01L2224/05569 , H01L2224/05572 , H01L2224/0558 , H01L2224/1145 , H01L2224/11462 , H01L2224/11464 , H01L2224/1147 , H01L2224/1181 , H01L2224/13024 , H01L2224/13082 , H01L2224/13083 , H01L2224/13111 , H01L2224/13144 , H01L2224/13147 , H01L2224/13155 , H01L2924/00014 , H01L2924/00012 , H01L2924/01047 , H01L2924/014
Abstract: A method of photoresist strip includes providing a semiconductor substrate and performing an immerse step and a strip step, wherein the semiconductor substrate comprises a base, a bonding pad, a protective layer, an under bump metallurgy layer, a patterned photoresist layer and a bump. The patterned photoresist layer covers the under bump metallurgy layer and a lateral surface of the bump, wherein a first connection interface is formed between the patterned photoresist layer and the lateral surface of the bump, and a second connection interface is formed between the patterned photoresist layer and the under bump metallurgy layer. In the immerse step, the patterned photoresist layer contacts with a chemical solution which degrades the bond strength of the first connection interface. Therefore, in the strip step, the semiconductor substrate is scoured by a flow with appropriate force of impact, which strips the patterned photoresist layer from the base.
Abstract translation: 光致抗蚀剂条的方法包括提供半导体衬底并执行浸渍步骤和条带步骤,其中半导体衬底包括基底,焊盘,保护层,凸块下金属层,图案化光刻胶层和凸块。 图案化的光致抗蚀剂层覆盖下凸块冶金层和凸块的侧表面,其中在图案化的光致抗蚀剂层和凸块的侧表面之间形成第一连接界面,并且第二连接界面形成在图案化的光致抗蚀剂层 和凸块下金属层。 在浸渍步骤中,图案化的光致抗蚀剂层与降低第一连接界面的结合强度的化学溶液接触。 因此,在带状步骤中,通过具有适当的冲击力的流动来冲洗半导体衬底,从底部剥离图案化的光致抗蚀剂层。
-
70.
公开(公告)号:US09159660B2
公开(公告)日:2015-10-13
申请号:US14042979
申请日:2013-10-01
Applicant: CHIPBOND TECHNOLOGY CORPORATION
Inventor: Chin-Tang Hsieh , Chih-Ming Kuo , Chia-Jung Tu , Shih-Chieh Chang , Chih-Hsien Ni , Lung-Hua Ho , Chaun-Yu Wu , Kung-An Lin
IPC: H01L23/498 , H01L23/31 , H01L21/56 , H01L23/00 , H01L25/065 , H01L21/48
CPC classification number: H01L23/49811 , H01L21/4846 , H01L21/563 , H01L23/3128 , H01L23/49816 , H01L24/11 , H01L24/13 , H01L24/16 , H01L24/81 , H01L25/0657 , H01L2224/1147 , H01L2224/11472 , H01L2224/11831 , H01L2224/11903 , H01L2224/11906 , H01L2224/13011 , H01L2224/13017 , H01L2224/13019 , H01L2224/13082 , H01L2224/13083 , H01L2224/13084 , H01L2224/131 , H01L2224/13144 , H01L2224/13147 , H01L2224/13155 , H01L2224/16058 , H01L2224/8114 , H01L2224/81193 , H01L2224/81345 , H01L2225/06513 , H01L2225/06565 , H01L2924/00014 , H01L2924/014
Abstract: A semiconductor package structure includes a first substrate, a second substrate and an encapsulant. The first substrate comprises a plurality of first bumps and a plurality of first solder layers. Each of the first solder layers is formed on each of the first bumps and comprises a cone-shaped slot having an inner surface. The second substrate comprises a plurality of second bumps and a plurality of second solder layers. Each of the second solder layers is formed on each of the second bumps and comprises an outer surface. Each of the second solder layers is a cone-shaped body. The second solder layer couples to the first solder layer and is accommodated within the first solder layer. The inner surface of the cone-shaped slot contacts with the outer surface of the second solder layer. The encapsulant is formed between the first substrate and the second substrate.
Abstract translation: 半导体封装结构包括第一衬底,第二衬底和密封剂。 第一基板包括多个第一凸块和多个第一焊料层。 每个第一焊料层形成在每个第一凸块上,并且包括具有内表面的锥形槽。 第二基板包括多个第二凸块和多个第二焊料层。 每个第二焊料层形成在每个第二凸块上并且包括外表面。 每个第二焊料层是锥形体。 第二焊料层耦合到第一焊料层并且容纳在第一焊料层内。 锥形槽的内表面与第二焊料层的外表面接触。 密封剂形成在第一基板和第二基板之间。
-
-
-
-
-
-
-
-
-