-
21.
公开(公告)号:US11145577B2
公开(公告)日:2021-10-12
申请号:US16349359
申请日:2016-12-29
Applicant: Intel IP Corporation
Inventor: Sonja Koller , Georg Seidemann , Reinhard Mahnkopf , Bernd Waidhas
IPC: H01L23/495 , H01L23/367 , H01L23/373 , H01L23/498 , H01L23/538 , H01L23/00
Abstract: A system-in-package apparatus includes a square wave lead frame that provides a recess for a first semiconductive device as well as a feature for a second device. The system-in-package apparatus includes a printed wiling board that is wrapped onto the lead frame after a manner to enclose the first semiconductive device into the recess.
-
公开(公告)号:US10816742B2
公开(公告)日:2020-10-27
申请号:US16182450
申请日:2018-11-06
Applicant: Intel IP Corporation
Inventor: Georg Seidemann , Christian Geissler , Sven Albers , Thomas Wagner , Marc Dittes , Klaus Reingruber , Andreas Wolter , Richard Patten
Abstract: Disclosed is a package comprising a substrate having a patterned surface with an optical contact area, an optical redistribution layer (oRDL) feature, and a build-up material extending over the patterned surface of the substrate and around portions of the oRDL features. In some embodiments, the package comprises a liner sheathing the oRDL features. In some embodiments, the oRDL feature extends through openings in an outer surface of the build-up material and forms posts extending outward from the outer surface. In some embodiments, the package comprises an electrical redistribution layer (eRDL) feature, at least some portion of which overlap at least some portion of the oRDL feature. In some embodiments, the package comprises an optical fiber coupled to the oRDL features.
-
公开(公告)号:US10651102B2
公开(公告)日:2020-05-12
申请号:US15778410
申请日:2015-12-18
Applicant: Intel IP Corporation
Inventor: Klaus Reingruber , Christian Geissler , Georg Seidemann , Sonja Koller
Abstract: An electronic assembly that includes an electronic component; and an interposer that includes a body having upper and lower surfaces and side walls extending between the upper and lower surfaces, the interposer further including conductive routings that are exposed on at least one of the side walls, wherein the electronic component is connected directly to the interposer. The conductive routings are exposed on each side wall and on the upper and lower surfaces. The electronic assembly may further includes a substrate having a cavity such that the interposer is within the cavity, wherein the cavity includes sidewalls and substrate includes conductive traces that are exposed from the sidewalls of the cavity, wherein the conductive traces that are exposed from the sidewalls of the cavity are electrically connected directly to the conductive routings that are exposed on at least one of the side walls of the interposer.
-
公开(公告)号:US10446541B2
公开(公告)日:2019-10-15
申请号:US15743996
申请日:2015-09-14
Applicant: Intel IP Corporation
Inventor: Georg Seidemann , Christian Geissler , Klaus Reingruber
IPC: H01L23/48 , H01L27/02 , H01L23/60 , H01L23/00 , H01L25/065 , H01L25/18 , H01L49/02 , H01L25/10 , H01L23/14 , H01L23/498
Abstract: An apparatus including an electrostatic discharge circuit including a first circuit portion coupled beneath a die contact pad of an integrated circuit die and a second circuit portion in an interposer separate from the integrated circuit die, the interposer including a first contact point coupled to the contact pad of the integrated circuit die and a second contact point operable for connection to an external source. A method including forming an integrated circuit die including a first electrostatic discharge structure beneath a contact pad of the die; and coupling the die to an interposer including an interposer contact and a second electrostatic discharge structure, wherein a signal at the contact pad of the die is operable to be routed through the interposer.
-
公开(公告)号:US10411000B2
公开(公告)日:2019-09-10
申请号:US15087477
申请日:2016-03-31
Applicant: Intel IP Corporation
Inventor: Marc Stephan Dittes , Sven Albers , Christian Georg Geissler , Andreas Wolter , Klaus Reingruber , Georg Seidemann , Thomas Wagner , Richard Patten
Abstract: A microelectronic package is described with an illuminated backside exterior. In one example, the package has a package substrate, a die attached to the package substrate, a cover over the die and the package substrate, a lamp, and a screen over the die, externally visible and optically coupled to the lamp so that when the lamp is illuminated the illumination is externally visible through the screen.
-
公开(公告)号:US10373844B2
公开(公告)日:2019-08-06
申请号:US15590890
申请日:2017-05-09
Applicant: INTEL IP CORPORATION
Inventor: Sven Albers , Sonja Koller , Thorsten Meyer , Georg Seidemann , Christian Geissler , Andreas Wolter
Abstract: Embodiments of the present disclosure are directed towards an integrated circuit (IC) package including a die having a first side and a second side disposed opposite to the first side. The IC package may further include an encapsulation material encapsulating at least a portion of the die and having a first surface that is adjacent to the first side of the die and a second surface disposed opposite to the first surface. In embodiments, the second surface may be shaped such that one or more cross-section areas of the IC package are thinner than one or more other cross-section areas of the IC package. Other embodiments may be described and/or claimed.
-
公开(公告)号:US20190109120A1
公开(公告)日:2019-04-11
申请号:US16215449
申请日:2018-12-10
Applicant: Intel IP Corporation
Inventor: Georg Seidemann , Klaus Reingruber
IPC: H01L25/065 , H01L25/00 , H01L23/00 , H01L25/10 , H01L23/498
Abstract: IC package assemblies including a molding compound in which an IC chip surface is recessed relative to the molding compound. Thickness of the IC chip may be reduced relative to its thickness during the molding process. Another IC chip, heat spreader, etc. may then occupy the resultant recess framed by the molding compound to achieve a fine stacking pitch. In some embodiments, a package-on-package (PoP) assembly includes a center-molded IC chip flip-chip-bonded to a first package substrate. A second substrate to which a second IC chip is flip-chip bonded is then electrically coupled to the first substrate by through-molding vias. Within the PoP assembly, the second IC chip may be disposed back-to-back with the center-molded IC chip so as to occupy the recess framed by the molding compound.
-
公开(公告)号:US10115668B2
公开(公告)日:2018-10-30
申请号:US14970355
申请日:2015-12-15
Applicant: Intel IP Corporation
Inventor: Klaus Jürgen Reingruber , Sven Albers , Christian Georg Geissler , Georg Seidemann , Bernd Waidhas , Thomas Wagner , Marc Dittes
IPC: H01L23/522 , H01L23/528 , C25D5/02 , C25D5/10 , C25D5/48 , C25D5/54 , C25D7/12 , H01L23/00 , H05K1/02 , H05K1/11 , H01L23/498
Abstract: Semiconductor packages having variable redistribution layer thicknesses are described. In an example, a semiconductor package includes a redistribution layer on a dielectric layer, and the redistribution layer includes first conductive traces having a first thickness and second conductive traces having a second thickness. The first thickness may be different than the second thickness, e.g., the first thickness may be less than the second thickness.
-
公开(公告)号:US10091866B2
公开(公告)日:2018-10-02
申请号:US15386905
申请日:2016-12-21
Applicant: Intel IP Corporation
Inventor: Sonja Koller , Georg Seidemann , Vishnu Prasad
Abstract: Discussed generally herein are devices that include a switchable heat path. A device can include a device skin, a circuit board, a plurality of components on the circuit board, and a switchable heat path situated between the components and the device skin, the switchable heat path configured to be switched between an on state and an off state, the switchable heat path configured to conduct a first amount of heat from the components to the device skin when in the on state and configured to conduct a second, lesser amount of heat from the components to the device skin when in an off state.
-
公开(公告)号:US20170345678A1
公开(公告)日:2017-11-30
申请号:US15590890
申请日:2017-05-09
Applicant: INTEL IP CORPORATION
Inventor: Sven Albers , Sonja Koller , Thorsten Meyer , Georg Seidemann , Christian Geissler , Andreas Wolter
CPC classification number: H01L21/56 , H01L21/568 , H01L21/78 , H01L23/3128 , H01L23/562 , H01L24/96 , H01L24/97 , H01L2224/04105 , H01L2224/12105 , H01L2924/12042 , H01L2924/15311 , H01L2924/181 , H01L2924/1815 , H01L2924/3511 , H01L2924/00
Abstract: Embodiments of the present disclosure are directed towards an integrated circuit (IC) package including a die having a first side and a second side disposed opposite to the first side. The IC package may further include an encapsulation material encapsulating at least a portion of the die and having a first surface that is adjacent to the first side of the die and a second surface disposed opposite to the first surface. In embodiments, the second surface may be shaped such that one or more cross-section areas of the IC package are thinner than one or more other cross-section areas of the IC package. Other embodiments may be described and/or claimed.
-
-
-
-
-
-
-
-
-