Abstract:
The method includes the steps of implanting high concentration Si ions into a substrate (4) to define a drain region to form a P type ion implantation region and an insulating film (1), inclined-etching the film (1), drain region, P type region and substrate (4) by using a resist pattern (5) to implant Si ions into the etched substrate to form a source region (6), implanting high concentration Si ions into the tilted substrate to form a channel between the source and drain regions, depositing an insulating layer (8), for isolating between the source and gate, on the source (6) and film (1), inclined-depositing a metallic layer thereon to form a gate for controlling the current of the channel layer, and depositing and thermal-treating an ohmic metallic layer on the source and drain regions, thereby defining the gate length with the etching and metal deposition processes regardless of the lithography process.
Abstract:
A heat resistant metallic nitride film on semiconducting substrate is formed by ion beam assisted reaction method, which comprises a deposition of a metallic material by sputtering the metallic target with an ion gun and simultaneously, promotion of a nitriding reaction of deposited heat resistant metals on the substrate by direct irradation of low energy nitrogen ion on the substrate with another ion gun. At least one and/or two metallic elements are selected as target material from high purity W, Mo, Ta, Ti, Zr and WSi. The first ion gun irradates an inert gas ion (e.g. argon (Ar)) on the metallic target and the secondary ion gun irradiates low energy (30-200 eV) nitrogen ion using nitrogen or mixture of nitrogen and inert gas.
Abstract:
A method for manufacturing a semiconductor package according to an embodiment of the present invention comprises: preparing a die including a first metal layer and a second metal layer sequentially stacked on a silicon substrate; preparing a package substrate; and forming an adhesive layer between the package substrate and the second metal layer to mount the die to the package substrate, wherein forming the adhesive layer can be performed by the eutectic bonding of the silicon substrate and the second metal layer. The semiconductor package according to the present invention can easily form the adhesive layer due to the eutectic bonding without a forming process of a preform.
Abstract:
PURPOSE: A power device is provided to improve the electrical reliability for the EOS/ESD of a GaN FET device. CONSTITUTION: A silicon epitaxial layer(301) is formed on a silicon substrate(300). The silicon epitaxial layer comprises a P-type ion implantation layer(303a,303b) and a p-type plug layer(302). An AlGaN/GaN epi layer(307) for a GaN FET device is formed on the p-type plug layer. A gate electrode(310a), a source electrode(310b) and a drain electrode(310c) are formed on the AlGaN/GaN epi layer.
Abstract:
본 발명은 응력이 인가된 얇은 실리콘-게르마늄층 및 실리콘 캡층을 포함하는 실리콘/실리콘-게르마늄/실리콘 시모스(CMOS) 소자에 관한 것으로, n-채널 소자와 p-채널 소자의 실리콘 캡층이 서로 다른 두께로 형성된다. p-채널 소자의 실리콘 캡층을 얇게 형성하여 유효 게이트-절연막 캐패시턴스를 감소시키는 동시에 절연막 계면에서의 기생 채널 형성이 최소화되도록 하고, n-채널 소자의 실리콘 캡층을 두껍게 형성하여 대부분의 채널이 실리콘 캡층에 형성되도록 하므로써 두 소자의 전자 이동도 및 전기적 특성이 향상될 수 있다.