Abstract:
A specimen for TEM(Transmission Electron Microscope) and a method for manufacturing the same are provided to reduce a time for analyzing pattern wafers by analyzing simultaneously at least four or more pattern wafers. A specimen for TEM includes sectional specimens having analyzing sides which are arranged in parallel with each other. A plurality of analyzing lines(180) have predetermined width and are extended in a parallel direction. An analyzing region(150) is extended along a predetermined direction vertical to the extending direction of the analyzing lines. A peripheral region(160) is formed around the analyzing region. Each of the analyzing lines is attached to each other so that a pair of analyzing sides are opposite to each other.
Abstract:
A method for fabricating a semiconductor device is provided to prevent warpage of a first wafer by attaching a second wafer to the back surface of a first wafer and by growing a silicon epitaxial layer on the front surface of the first wafer. An oxide layer(110) can be formed on the back surface of a first wafer(100). To the back surface of the first wafer doped with impurities of first density, a second wafer doped with impurities of second density lower than the first density is attached. A silicon epitaxial layer(140) is grown on the front surface of the first wafer by using the second wafer as a diffusion preventing layer for preventing the impurities doped into the first wafer from being diffused.
Abstract:
반도체소자제조용기판및 반도체소자에서, 상기반도체소자제조용기판은제1 불순물농도의 N형불순물이도핑된하부기판이마련된다. 상기하부기판상에는에피택셜막이구비된다. 또한, 상기하부기판내부에서상기에피택셜막과이격되도록배치되고, 전하를갖는불순물이도핑되고, 상기불순물들은상기제1 불순물농도보다높은제2 불순물농도를갖고, 격자결함들이포함되어있는금속포집영역이포함된다. 상기금속포집영역에서금속오염물들이효과적으로포집될수 있다. 따라서, 상기반도체소자제조용기판의에피택셜막에서의금속오염물이감소될수 있다. 또한, 상기소자제조용기판을이용하여금속오염물에따른영향이거의없는고성능을갖는반도체소자를제조할수 있다.
Abstract:
PURPOSE: An epitaxial wafer manufacturing method and an epi wafer thereof, and an image sensor thereof are provided to form a high concentration boron layer inside a wafer. CONSTITUTION: A wafer which includes boron is provided by cutting a single crystal silicon ingot(S110). An oxide film is grown in the front and the rear surface of the wafer(S120). The wafer is heat-treated(S130). An insulating layer which is formed in one side of the wafer is removed(S140). One side of the wafer is calender-grinded(S150). An epitaxial layer is formed in the front side of the wafer(S160).
Abstract:
투과전자현미경용 시편 및 이의 제조방법은 일측면에 소정의 폭을 가지며 서로 평행한 방향으로 연장하는 다수의 분석 라인들을 갖는 예비 분석 시편을 마련한 후, 상기 예비 분석 시편의 분석 라인면들의 연장 방향과 수직한 방향으로 확장되도록 상기 예비 분석 시편을 연마하여 분석 시편으로 형성한다. 상기 예비 분석시편은 패턴 웨이퍼를 적어도 네 개 구비한다. 따라서 상기 다수의 패턴 웨이퍼를 동시에 분석할 수 있다.