-
公开(公告)号:JP2002305535A
公开(公告)日:2002-10-18
申请号:JP2001386626
申请日:2001-12-19
Applicant: IBM
Inventor: FRAZIER GILES ROGER , PFISTER GREGORY FRANCIS , RECIO RENATO JOHN
Abstract: PROBLEM TO BE SOLVED: To provide a method, apparatus and computer implemented instructions for transferring data. SOLUTION: A request is sent by a requester to a responder. The request includes the amount of available processing space at the requester. When the request is received from the responder, data are identified using the request. The data are placed into a plurality of subsequences of data packets for transfer to the requester, wherein each packet within the set of subsequences hold data in the amount less than or equal to the amount of available space. These subsequences are then sent to the requester one subsequence at a time. A new subsequence is sent each time the available processing space at the requester becomes free to process data from another subsequence.
-
2.
公开(公告)号:JP2003216592A
公开(公告)日:2003-07-31
申请号:JP2002275672
申请日:2002-09-20
Applicant: IBM
Inventor: ARNDT RICHARD LOUIS , CRADDOCK DAVID F , GREGG THOMAS A , JUDD IAN DAVID , PFISTER GREGORY FRANCIS , RECIO RENATO JOHN , DONALD WILLIAM SCHMIDT
Abstract: PROBLEM TO BE SOLVED: To provide some optimizing techniques for sending a work request from a consumer to a channel adapter hardware, and method, device and program for sending a work completion to the consumer. SOLUTION: A distributed computing system having host and I/O end nodes, switches, routers and links interconnecting these components is provided. The end nodes use a pair of transmission/reception queues to transmit/receive messages. The end nodes use completion queues to inform the end user when messages have been completely sent or received and whether an error occurred during the message transmission or reception process. A mechanism for controlling the transfer of the work requests from the consumer to the channel adapter hardware by using only head pointers in the hardware is described. COPYRIGHT: (C)2003,JPO
-
公开(公告)号:WO0072575A3
公开(公告)日:2001-03-01
申请号:PCT/US0014222
申请日:2000-05-24
Applicant: HEWLETT PACKARD CO , IBM , COMPAQ COMPUTER CORP , ADAPTEC INC , GARCIA DAVID J , CULLEY PAUL R , RECIO RENATO JOHN , BENNER ALAN F , KRAUSE MICHAEL
Inventor: GARCIA DAVID J , CULLEY PAUL R , RECIO RENATO JOHN , BENNER ALAN F , KRAUSE MICHAEL
IPC: H04L12/56 , G06F9/40 , G06F9/46 , G06F13/00 , G06F15/16 , G06F15/163 , G06F15/167 , G06F15/173 , H02H3/05 , H04J3/24 , H04L5/14 , H04N20060101
Abstract: A distributed computer sytem (500) includes a source endnode (502) including a source process (508) which produces message data and a send work queue (516a) having work queue elements that describe the message data for sending. A destination endnode (504) includes a destination process (510, 512) and a receive work queue (518b, 520b) having work queue elements that describe where to place incoming message data. A communication fabric (524) provides communication between the source endnode and the destination endnode. An end-to-end context (530, 534) is provided at the source endnode and the destination endnode storing state information to ensure the reception and sequencing of message data sent from the source endnode to the destination endnode permitting reliable datagram service between the source endnode and the destination endnode.
Abstract translation: 分布式计算机系统(500)包括源端节点(502),源节点(502)包括产生消息数据的源过程(508)和具有描述用于发送的消息数据的工作队列元素的发送工作队列(516a)。 目的地节点(504)包括具有描述入站消息数据的位置的工作队列元素的目的地处理(510,512)和接收工作队列(518b,520b)。 通信结构(524)提供源端节点和目的端节点之间的通信。 源终端上下文(530,534)被提供在源端节点和目的地端节点存储状态信息,以确保从源端节点发送到目的端节点的消息数据的接收和排序,从而允许源之间的可靠数据报服务 endnode和目标endnode。
-
公开(公告)号:AU5286400A
公开(公告)日:2000-12-12
申请号:AU5286400
申请日:2000-05-24
Applicant: HEWLETT PACKARD CO , IBM , COMPAQ COMPUTER CORP , ADAPTEC INC
Inventor: RECIO RENATO JOHN , GARCIA DAVID J , KRAUSE MICHAEL , THALER PATRICIA A , KRAUSE JOHN C
IPC: H04L12/56 , G06F9/40 , G06F9/46 , G06F13/00 , G06F15/16 , G06F15/163 , G06F15/167 , G06F15/173 , H02H3/05 , H04J3/24 , H04L5/14 , H04N20060101
-
公开(公告)号:AT314691T
公开(公告)日:2006-01-15
申请号:AT03710044
申请日:2003-04-01
Applicant: IBM
Inventor: BEUKEMA BRUCE LEROY , GREGG THOMAS ANTHONY , NEAL DANNY MARVIN , RECIO RENATO JOHN
Abstract: A method, system, and product in a data processing system are disclosed for managing data transmitted from a first end node to a second end node included in the data processing system. A logical connection is established between the first end node and the second end node prior to transmitting data between the end nodes. An instance number is associated with this particular logical connection. The instance number is included in each packet transmitted between the end nodes while this logical connection remains established. The instance number remains constant during this logical connection. The instance number is altered, such as by incrementing it, each time a logical connection between these end nodes is reestablished. Thus, each packet is associated with a particular instance of the logical connection. When a packet is received, the instance number included in the packet may be used to determine whether the packet is a stale packet transmitted during a previous logical connection between these end nodes.
-
6.
公开(公告)号:AU2003255752A1
公开(公告)日:2004-03-29
申请号:AU2003255752
申请日:2003-08-05
Applicant: IBM
Inventor: JOSEPH DOUGLAS , KO MICHAEL ANTHONY , RECIO RENATO JOHN , BOYD WILLIAM TODD
Abstract: A method, computer program product, and distributed data processing system for supporting RNIC (RDMA enabled NIC) switchover and switchback are provided. Using the mechanism provided in the present invention when a planned or unplanned outage occurs on a primary RNIC, all outstanding connections are switched over to an alternate RNIC, and the alternate RNIC continues communication processing. Additionally, using the mechanism provided in the present invention, connections can also be switched back.
-
7.
公开(公告)号:MY127786A
公开(公告)日:2006-12-29
申请号:MYPI20033059
申请日:2003-08-12
Applicant: IBM
Inventor: BOYD WILLIAM TODD , JOSEPH DOUGLAS J , KO MICHAEL ANTHONY , RECIO RENATO JOHN
Abstract: A METHOD, COMPUTER PROGRAM PRODUCT, AND DISTRIBUTED DATA PROCESSING SYSTEM FOR SUPPORTING RNIC (RDMA ENABLED NIC) SWITCHOVER AND SWITCHBACK ARE PROVIDED. USING THE MECHANISM PROVIDED IN THE PRESENT INVENTION WHEN A PLANNED OR UNPLANNED OUTAGE OCCURS ON A PRIMARY RNIC, ALL OUTSTANDING CONNECTIONS ARE SWITCHED OVER TO AN ALTERNATE RNIC , AND THE ALTERNATE RNIC CONTINUES COMMUNICATION PROCESSING. ADDITIONALLY,USING THE MECHANISM PROVIDED IN THE PRESENT INVENTION, CONNECTIONS CAN ALSO BE SWITCHED BACK.(FIGURE 1)
-
公开(公告)号:AT331252T
公开(公告)日:2006-07-15
申请号:AT02718297
申请日:2002-03-18
Applicant: IBM
Inventor: CRADDOCK DAVID , ELKO DAVID ARLEN , GREGG THOMAS ANTHONY , PFISTER GREGORY FRANCIS , RECIO RENATO JOHN
Abstract: A method and system for a distributed computing system having components like end nodes, switches, routers and links interconnecting packets over the interconnecting links. The switches and routers interconnect the end nodes and route the packets to the appropriate end node. The end nodes reassemble the packets into a message at a destination. A mechanism is provided to allow a single physical component to appear as multiple components each with unique control levels. These components may be host channel adapters (HCAs), target channel adapters (TCAs) or switches. A method and system for end node partitioning for a physical element is provided. A configuration of the physical element is selected. A port associated with the physical element is probed, wherein the port is probed with a subnet management packet by a subnet manager. In response to detecting a switch associated with the port, a local identifier is assigned to the port resulting in a configuration change of the physical element.
-
公开(公告)号:AU5292100A
公开(公告)日:2000-12-12
申请号:AU5292100
申请日:2000-05-24
Applicant: HEWLETT PACKARD CO , IBM , COMPAQ COMPUTER CORP , ADAPTEC INC
Inventor: RECIO RENATO JOHN , COWAN JOE P , BARRON DWIGHT L , PFISTER GREGORY F , BRADLEY MARK W
IPC: H04L12/56 , G06F9/40 , G06F9/46 , G06F13/00 , G06F15/16 , G06F15/163 , G06F15/167 , G06F15/173 , H02H3/05 , H04J3/24 , H04L5/14 , H04N20060101
-
公开(公告)号:MY122111A
公开(公告)日:2006-03-31
申请号:MYPI9803080
申请日:1998-07-07
Applicant: IBM
Inventor: BEUKEMA BRUCE LEROY , BUCKLAND PATRICK ALLEN , CHEN WEN-TZER THOMAS , ELKO DAVID ARLEN , JUDD IAN DAVID , RECIO RENATO JOHN
Abstract: THE SYSTEM I/O INTERFACE (24) AND ITS DATA STRUCTURE (26) ARE DESIGNED TO MINIMIZE THE HOST CPU UTILIZATION IN DRIVING AN ADAPTER (18, 20). THE INTERFACE IS ALSO DESIGNED TO REDUCE THE SYSTEM INTERFERENCE IN PROCESSING I/O REQUESTS. TO ELIMINATE THE NEED OF USING PIO INSTRUCTIONS, THE COMMAND/STATUS BLOCKS FOR EXCHANGING MESSAGES BETWEEN THE SYSTEM (10) AND THE ADAPTER RESIDE IN THE SYSTEM MEMORY (14). THE DATA STRUCTURE IS DESIGNED TO AVOID "SHARE WRITE" ENTRIES IN ORDER TO FURTHER MINIMIZE THE OVERHEAD OF MAINTAINING EACH COHERENCY WHEN UPDATING AN ENTRY IN THE CACHE EITHER CONCURRENTLY OR SEQUENTIALLY BY BOTH ADAPTER AND SYSTEM CPU (12). FURTHER, THE DATA STRUCTURE OF THE CONTROL AND STATUS BLOCKS IS RESIDED IN THE SYSTEM MEMORY. THE SYSTEM CPU USES STORE INSTRUCTION TO PREPARE CONTROL BLOCKS AND LOAD INSTRUCTION TO READ FROM COMPLETION STATUS BLOCKS; WHILE THE ADAPTER WILL RELY ON ITS DMA ENGINE TO MOVE DATA TO/FROM SYSTEM MEMORY IN ACCESSING CONTROL/STATUS BLOCKS.(FIG. 1)
-
-
-
-
-
-
-
-
-