中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

9 records (took 0.059 seconds)

    A process for decoding signals, system and computer program product therefor
    3.
    发明公开
    A process for decoding signals, system and computer program product therefor 审中-公开
    Signaledekodierungsverfahren，System und Computerprogramproduktdafür

    公开(公告)号：EP1300955A1

    公开(公告)日：2003-04-09

    申请号：EP01830623.3

    申请日：2001-10-03

    Applicant: STMicroelectronics S.r.l.

    Inventor： Reggiani, Luca ,  Betti, Giorgio ,  Brenna, Filippo ,  Dati, Angelo ,  Giovenzana, Davide ,  Rossi, Augusto

    IPC: H03M13/45 ,  H03M13/41

    CPC classification number: H03M13/45 ,  H03M13/41

    Abstract: A system (10) for decoding digital signals subjected to block coding (B) comprising a post-processor (13) which corrects (13) the codewords affected by error, identifying them with the most likely sequence which is a channel sequence and which satisfies a syndrome check. The post-processor (13) is a finite-state machine described by a graph (G) which represents the set of error events (E), the set of respective transitions defining the structure of said set of error events. Preferably, the post-processor (13) evolves in steps through subsequent transition matrixes (G), deleting at each step the following graph paths

    paths which accumulate an invalid number of error events (N E ) or an excessive number of wrong bits (N),
    paths which accumulate a total reliability higher than a given threshold (β),
    paths with a invalid check on the received sequence (P), and
    paths which reveal an invalid syndrome (S) after having reached a maximum number of events.

    Abstract translation: 一种用于对经过块编码（B）的数字信号进行解码的系统（10）（B），包括校正（13）受错误影响的码字的后处理器（13），以最可能的序列识别它们，该序列是信道序列，并满足 综合征检查。 后处理器（13）是由图（G）描述的有限状态机，其表示错误事件集合（E），定义所述错误事件集合的结构的相应转换集合。 优选地，后处理器（13）逐步演变为随后的转换矩阵（G），在每个步骤中删除累积无效数量的错误事件（NE）或过多数量的错误位（N）的以下图形路径路径， 累积高于给定阈值（β）的总可靠性的路径，对接收到的序列（P）进行无效检查的路径，以及在达到最大事件数量后显示无效综合征（S）的路径。

    Integrated electronic circuit including non-linear devices
    4.
    发明公开
    Integrated electronic circuit including non-linear devices 有权
    Elektronische integrierte Schaltung mit nichtlinearen Vorrichtungen

    公开(公告)号：EP1289140A1

    公开(公告)日：2003-03-05

    申请号：EP01830536.7

    申请日：2001-08-10

    Applicant: STMicroelectronics S.r.l.

    Inventor： Zuffada, Maurizio ,  Betti, Giorgio ,  Chrappan Soldavini, Francesco

    IPC: H03H11/48

    CPC classification number: H03H11/481

    Abstract: The invention relates to a non-linear electronic device and, more particularly, to a non-linear capacitor.
    More specifically, but not exclusively, the invention relates to an electronic circuit device that may be integrated on a semiconductor substrate. Advantageously, the non-linear device is a capacitor formed by a feedback loop of cascade connected active blocks (2, 5, 6). Moreover, the invention may be integrated or used in association with a circuit network including other non-linear devices.

    Abstract translation: 本发明涉及非线性电子设备，更具体地，涉及一种非线性电容器。 更具体地但不排他地，本发明涉及可集成在半导体衬底上的电子电路器件。 有利地，非线性装置是由级联连接的有源块（2,5,6）的反馈回路形成的电容器。 此外，本发明可以与包括其他非线性设备的电路网络相关联或使用。

    Method and apparatus for detecting and correcting errors in a magnetic recording channel of a mass storage system
    5.
    发明公开
    Method and apparatus for detecting and correcting errors in a magnetic recording channel of a mass storage system 审中-公开
    用于在大容量存储系统的磁性记录信道检测和纠正错误的方法和设备

    公开(公告)号：EP1271509A1

    公开(公告)日：2003-01-02

    申请号：EP01830422.0

    申请日：2001-06-22

    Applicant: STMicroelectronics S.r.l.

    Inventor： Betti, Giorgio ,  Brenna, Filippo ,  Dati, Angelo ,  Rossi, Augusto ,  Reggiani, Lucca

    IPC: G11B20/10 ,  G11B20/18

    CPC classification number: G11B20/10296 ,  G11B20/10009 ,  G11B20/1833

    Abstract: The present invention relates to a method and apparatus for detecting and correcting errors in a magnetic recording channel of a mass storage system, that combines a Soft Output Viterbi Algorithm SOVA (39), having the capability of detecting the reliability of a discrete, equalized signal (38), and a post processor (37), having the capability of detecting specific error events in said discrete, equalized signal (38), so as to correct said error events and to generate an output bit stream (48).

    Abstract translation: 本发明涉及一种用于检测并在一个大容量存储系统的磁记录信道校正误差的方法和装置，确实结合了一个软输出维特比算法SOVA（39），其具有检测离散的可靠性的能力，均衡信号 （38），以及具有在所述离散检测特定的错误事件的能力的后处理器（37），均衡后的信号（38），以便校正所述错误事件并在输出位流（48），以产生。

    Time continuous FIR filter to implement a Hilbert transform and corresponding filtering method
    6.
    发明公开
    Time continuous FIR filter to implement a Hilbert transform and corresponding filtering method 有权
    PRML-Dekodieranordnung und Verfahren zur Filterung von Signalen

    公开(公告)号：EP1130773A1

    公开(公告)日：2001-09-05

    申请号：EP00830154.1

    申请日：2000-02-29

    Applicant: STMicroelectronics S.r.l.

    Inventor： Pisati, Valerio ,  Rossi, Augusto ,  Betti, Giorgio ,  Cazzaniga, Marco

    IPC: H03H17/02 ,  G11B20/10

    CPC classification number: H03H17/0211 ,  G11B20/10009

    Abstract: The invention relates to a time-continous FIR (Finite Impulse Response) filter whereby a Hilbert transform can be implemented. The filter comprises a cascade of delay cells connected between an input terminal of the filter and an output terminal; constant filter coefficients (cO,...,cn) and a programmable time delay (Td) of the programmable filter cells are provided.
    The invention also relates to a filtering method effective to enable use of this Hilbert FIR filter structure for processing signals originated by the reading of data from magnetic storage media which employ perpendicular recording.

    Abstract translation: 本发明涉及一种可实现希尔伯特变换的时间连续的FIR（有限脉冲响应）滤波器。 滤波器包括连接在滤波器的输入端和输出端之间的级联延迟单元; 提供了可编程滤波器单元的恒定滤波器系数（c0，...，cn）和可编程时间延迟（Td）。 本发明还涉及一种有效使得能够使用这种希尔伯特FIR滤波器结构来处理由采用垂直记录的磁存储介质读取数据所产生的信号的滤波方法。

Patent Agency Ranking