TRANSISTOR WITH GATE LAYOUT, DEVICE IMPLEMENTING THE TRANSISTOR WITH OUTPUT PRE-MATCHING, AND PROCESS OF IMPLEMENTING THE SAME

    公开(公告)号:US20250080063A1

    公开(公告)日:2025-03-06

    申请号:US18461980

    申请日:2023-09-06

    Abstract: A device may include at least one drain pad arranged at a first die side of the transistor die and/or at a second die side of the transistor die, the first die side and the second die side being opposed sides of the transistor die. Also, the device may include drain fingers configured to extend from the at least one drain pad longitudinally toward a central location of the transistor die. Furthermore, the device may include source fingers configured to extend from the at least one drain pad longitudinally toward the central location of the transistor die. In addition, the device may include a gate pad and a gate and the gate is configured to extend along implementations of the drain fingers and/or the source fingers. Moreover, the device may include where the gate pad is arranged on an axis at least semi-orthogonally to an axis of the at least one drain pad.

Patent Agency Ranking