ELECTRONIC DEVICE COMPRISING A FLEXIBLE PRINTED CIRCUIT BOARD
    112.
    发明申请
    ELECTRONIC DEVICE COMPRISING A FLEXIBLE PRINTED CIRCUIT BOARD 审中-公开
    包含柔性印刷电路板的电子设备

    公开(公告)号:WO2006030352A2

    公开(公告)日:2006-03-23

    申请号:PCT/IB2005052936

    申请日:2005-09-08

    Inventor: MAES WOUTER

    Abstract: An electronic device comprises a flexible, printed circuit board having an electrically conductive layer (2) on one side of the flexible board, and a conductive metallic stiffener (8) which is attached to the flexible board. Said conductive layer (2) is conductively connected to the metallic stiffener (8) by means of solder. The flexible board is provided with a through-hole (10), the solder connecting the metallic stiffener (8) with the conductive layer (2) being present in said through-hole (10).

    Abstract translation: 电子设备包括柔性印刷电路板,该柔性印刷电路板在柔性板的一侧具有导电层(2),以及连接到柔性板的导电金属加强件(8)。 所述导电层(2)通过焊料与金属加强件(8)导电连接。 柔性板设置有通孔(10),该焊料将金属加强件(8)与存在于所述通孔(10)中的导电层(2)连接。

    CONDUCTIVE STIFFENER FOR A FLEXIBLE SUBSTRATE
    115.
    发明申请
    CONDUCTIVE STIFFENER FOR A FLEXIBLE SUBSTRATE 审中-公开
    用于柔性基板的导电型强化器

    公开(公告)号:WO2007130870A3

    公开(公告)日:2008-08-28

    申请号:PCT/US2007067674

    申请日:2007-04-27

    Abstract: A structure is disclosed for connecting an electrically-connectable metal stiffener (402) to a ground connection within a flexible substrate (102), the stiffener comprising nickel-gold plated stainless steel. In one embodiment the stiffener is secured to the flexible substrate by a non- conducting adhesive (110) which includes an opening over a ground connection, the adhesive opening being filled by a conductive epoxy (302). A sequence for applying the disclosed materials discloses a method for attaching the stiffening structure to the flexible substrate.

    Abstract translation: 公开了用于将可电连接的金属加强件(402)连接到柔性基底(102)内的接地连接件的结构,所述加强件包括镀镍的不锈钢。 在一个实施例中,加强件通过非导电粘合剂(110)固定到柔性基底上,所述非导电粘合剂(110)包括在接地连接上的开口,所述粘合剂开口由导电环氧树脂(302)填充。 用于应用所公开的材料的顺序公开了一种将加强结构附接到柔性基底的方法。

    PROCESS FOR CREATING VIAS FOR CIRCUIT ASSEMBLIES
    118.
    发明申请
    PROCESS FOR CREATING VIAS FOR CIRCUIT ASSEMBLIES 审中-公开
    为电路组装创建VIAS的过程

    公开(公告)号:WO2004004433A1

    公开(公告)日:2004-01-08

    申请号:PCT/US2003/020362

    申请日:2003-06-27

    Abstract: Provided is a process for creating vias for a circuit assembly including the steps of (a) applying a curable coating composition to a substrate, some or all of which is electrically conductive, to form an uncured coating thereon; (b) applying a resist over the uncured coating; (c) imaging the resist in predetermined locations; (d) developing the resist to expose predetermined areas of the uncured coating; (e) removing the exposed areas of the uncured coating; and (f) heating the coated substrate of step (e) to a temperature and for a time sufficient to cure the coating. Also disclosed is a process of fabricating a circuit assembly.

    Abstract translation: 提供了一种用于创建电路组件的通孔的方法,包括以下步骤:(a)将可固化涂料组合物施加到基底上,其中一些或全部导电,以在其上形成未固化的涂层; (b)在未固化的涂层上涂覆抗蚀剂; (c)在预定位置对抗蚀剂进行成像; (d)显影抗蚀剂以暴露未固化涂层的预定区域; (e)去除未固化涂层的暴露区域; 和(f)将步骤(e)的涂覆的基材加热到足以固化涂层的温度和时间。 还公开了一种制造电路组件的工艺。

    MULTI-LAYER INTEGRATED CIRCUIT PACKAGE
    120.
    发明申请
    MULTI-LAYER INTEGRATED CIRCUIT PACKAGE 审中-公开
    多层集成电路封装

    公开(公告)号:WO2003086038A1

    公开(公告)日:2003-10-16

    申请号:PCT/US2003/008835

    申请日:2003-03-21

    Abstract: Adhesive material is applied to a surface of a metallic core layer. The adhesive material is removed from a conductive region of the metallic core layer. A metallic contact is provided over the conductive region of the metallic core layer. The metallic core layer is laminated to an imprinted buildup layer, the buildup layer having a dielectric region and a conductive region, wherein a nonconductive region of the metallic core layer is bonded to the dielectric region of the buildup layer and the conductive region of the metallic core layer is bonded to the conductive region of the imprinted-buildup layer.

    Abstract translation: 将粘合材料施加到金属芯层的表面。 从金属芯层的导电区域去除粘合材料。 金属接触件设置在金属芯层的导电区域上。 金属芯层层压到压印堆积层上,积层层具有电介质区域和导电区域,其中金属芯层的非导电区域结合到堆积层的电介质区域和金属芯层的导电区域 芯层结合到印迹堆积层的导电区域。

Patent Agency Ranking