Abstract:
A crack stop (28) for low K dielectric materials of an integrated circuit (IC) formed on an IC chip using metal interconnects which do not form a self-passivating oxide layer, such as copper or silver interconnects, in a low-K dielectric material to prevent damage to the active area of the IC chip caused by chipping and cracking formed along peripheral edges of the IC chip during a dicing operation. A moisture barrier or edge seal (12) is formed as a metal stack positioned along the outer peripheral edges of the active area of the IC chip. The crack stop is formed by at least one trench or groove positioned outside of the moisture barrier/edge seal on the outer periphery of the IC chip.
Abstract:
PROBLEM TO BE SOLVED: To provide a solid-state image sensor and a method of manufacturing the same. SOLUTION: A solid-state image sensor has a substrate on which a photosensitive region is provided. In the solid-state image sensor, an nonuniform reflection layer is arranged, on a side opposite to the incidence side of the emitted light of the photosensitive region. The nonuniform reflecting layer has a shape for reflecting an incident emitted light that is not captured by one photosensitive region at first to return it to the photosensitive area, whereas which does not reflect the incident emitted light that is not captured by the one photosensitive region, at first, to other photosensitive region provided adjacent to the one photosensitive region on the substrate. COPYRIGHT: (C)2011,JPO&INPIT
Abstract:
PROBLEM TO BE SOLVED: To provide a structure and a design structure for forming a bonded semiconductor structure containing a cooling mechanism, and also to provide its forming method. SOLUTION: A bonded substrate comprising two semiconductor substrates is provided. Each semiconductor substrate includes a semiconductor device. At least one through-substrate via is provided between the two semiconductor substrates to provide a signal path therebetween. The bottom sides of the two semiconductor substrate are bonded by at least one bonding material layer that contains the cooling mechanism. In one embodiment, the cooling mechanism is a cooling channel through which a cooling fluid flows to cool the bonded semiconductor substrate during the operation of the semiconductor devices in the bonded substrate. In another embodiment, the cooling mechanism is a conductive cooling fin with two end portions and a continuous path therebetween. The cooling fin is connected to a heat sink to cool the bonded semiconductor substrate during the operation of the semiconductor devices in the bonded substrate. COPYRIGHT: (C)2010,JPO&INPIT
Abstract:
PROBLEM TO BE SOLVED: To provide a method for forming a low-resistive interconnect structure on and in a rigid low-k interlayer dielectric layer. SOLUTION: The method comprises the steps of providing a lower metal wiring layer having first metal lines 26 positioned within a lower low-k dielectric 32, depositing an upper low-k dielectric 6 on the lower metal wiring layer, etching at least one portion of the upper low-k dielectric to provide at least one via 24 to the first metal lines, forming rigid dielectric sidewall spacers 12 in at least one via of the upper low-k dielectric, and forming second metal lines 25 in at least one portion of the upper low-k dielectric. COPYRIGHT: (C)2005,JPO&NCIPI
Abstract:
PROBLEM TO BE SOLVED: To check cracks within a final passivation laver 13 of an integrated circuit by reducing the stresses within a peripheral dielectric which are due to acute corner of a circuit pattern. SOLUTION: Stresses generally induced inside a dielectric is reduced by formings 15 and 17, at lower corner 14" of a circuit pattern 11 before adhering an outer layer (that is, a passivation layer) 13. When patterning it by metallic RIE process, this kind of rounding of the corner is achieved by a two-step metallic etching process, including the first step of creating a vertical sidewall and the second step of tapering the lower part of the vertical sidewall or creating a tapered spacer 15 along the under section of the vertical sidewall. When patterning it by a die machine process, this kind of rounding of the corner is achieved by a two-step trench etching process, including a first step of creating a vertical sidewall and a second step of creating a tapered side wall along the under section of the vertical sidewall. COPYRIGHT: (C)1999,JPO
Abstract:
PROBLEM TO BE SOLVED: To provide a process which is capable of minimizing the corrosion of an insulator at the edge section of an array, during the selective chemical mechanical polishing(CMP) of a silicon wafer. SOLUTION: A polishing process which can reduce the corrosion of a polishing stopping layer 4 includes the use of a slurry composed of particles and an alkali solution. The slurry which reduces the corrosion of the layer 4 is prepared by mixing solid particles having fine particle sizes in the alkali solution at a mixing ratio of about 0.2 wt.% to about 0.4 wt.% and furthermore increasing the chemical component of the alkali solution. The pH of the slurry is adjusted to be between about 9.5 and about 10.5.
Abstract:
PROBLEM TO BE SOLVED: To improve the pore-filling characteristic by depositing a doped thin boron phosphide silicate glass film on a semiconductor substrate and annealing this film to finally deposit a thin phase boron phosphide silicate glass film. SOLUTION: A gate oxide layer 12 is deposited on a substrate, a polysilicon- silicon oxide layer 14 and Si layer 16 are formed on the layer 12, a thin film layer 20 is formed on the surfaces of the layers 14, 16, and a boron phosphide silicate glass layer 22 is deposited on this layer 20 and annealed, finally form a thin phase boron phosphide silicate glass layer 22. Thus it is possible to provide a good pore-filling characteristic and hold a capability of gettering such moving ions.
Abstract:
Ferro-electric capacitor modules, methods of manufacture and design structures. The method of manufacturing the ferro-electric capacitor includes forming a barrier layer on an insulator layer of a CMOS structure. The method further includes forming a top plate and a bottom plate over the barrier layer. The method further includes forming a ferro-electric material between the top plate and the bottom plate. The method further includes encapsulating the barrier layer, top plate, bottom plate and ferro-electric material with an encapsulating material. The method further includes forming contacts to the top plate and bottom plate, through the encapsulating material. At least the contact to the top plate and a contact to a diffusion of the CMOS structure are in electrical connection through a common wire.
Abstract:
Eine Einheit, die einen Isolator und Schichten auf dem Isolator aufweist. Jede der Schichten beinhaltet einen ersten Metallleiter und einen zweiten Metallleiter, der benachbart zu dem ersten Metallleiter positioniert ist. Die ersten Metallleiter beinhalten eine erste vertikal gestapelte Struktur, und die zweiten Metallleiter beinhalten eine zweite vertikal gestapelt Struktur. Zumindest ein Luftspalt ist zwischen der ersten vertikal gestapelten Struktur und der zweiten vertikal gestapelten Struktur positioniert. Der Spalt kann eine Metallfüllung beinhalten.
Abstract:
PROBLEM TO BE SOLVED: To provide structures with improved solder bump connections that prevent cracking and peeling, and to provide a method of fabricating such structures. SOLUTION: The method includes steps of: forming an upper wiring layer in dielectric layers 10, 20 and 22; and depositing one or more dielectric layers on the upper wiring layer. The method further includes a step of forming a plurality of discrete trenches in the one or more dielectric layers extending to the upper wiring layer. The method further includes a step of depositing a ball limiting metallurgy or under bump metallurgy in the plurality of discrete trenches to form discrete metal islands in contact with the upper wring layer. A solder bump is formed in electrical connection to the plurality of the discrete metal islands. COPYRIGHT: (C)2010,JPO&INPIT