-
公开(公告)号:WO2005041273A3
公开(公告)日:2005-09-09
申请号:PCT/DE2004002266
申请日:2004-10-12
Applicant: INFINEON TECHNOLOGIES AG , HELNEDER JOHANN , SCHWERD MARKUS , GOEBEL THOMAS , MITCHELL ANDREA , KOERNER HEINRICH , DREXL STEFAN , SECK MARTIN
Inventor: HELNEDER JOHANN , SCHWERD MARKUS , GOEBEL THOMAS , MITCHELL ANDREA , KOERNER HEINRICH , DREXL STEFAN , SECK MARTIN
IPC: H01L21/768 , H01L23/522 , H01L23/532
CPC classification number: H01L21/7682 , H01L23/5222 , H01L23/5329 , H01L2924/0002 , H01L2924/00
Abstract: The invention relates to a method for reducing parasitic couplings in circuits in which dummy structures are embedded in previous production method steps. The invention aims at providing a method that makes it possible to improve decoupling values and reduce the degree of complexity of said method. This is achieved in that the dummy structures (3) are removed at least partly by means of etching steps and cavities (4) are produced.
Abstract translation: 本发明涉及一种用于减少电路寄生耦合,其中虚设图案被嵌入为以前的制造工艺步骤的目的在于提供通过该解耦值的提高和处理成本降低的方法等。 该目的的实现在于该虚设结构(3)通过蚀刻至少部分地去除和空腔(4)的生成。
-
公开(公告)号:DE10355953B4
公开(公告)日:2005-10-20
申请号:DE10355953
申请日:2003-11-29
Applicant: INFINEON TECHNOLOGIES AG
Inventor: HELNEDER JOHANN , TORWESTEN HOLGER
IPC: H01L21/288 , H01L21/60 , H01L23/485 , H01L21/3213 , H01L23/488
Abstract: A method for electroplating is provided in which a copper layer is patterned using a resist. A barrier layer lies below the copper layer and is used to supply the electroplating current in regions without the copper layer. The method makes it possible to produce high-quality soldering bumps.
-
公开(公告)号:DE102006040585A1
公开(公告)日:2008-03-20
申请号:DE102006040585
申请日:2006-08-30
Applicant: INFINEON TECHNOLOGIES AG
Inventor: HELNEDER JOHANN
IPC: H01L21/768
Abstract: Method for filling a trench in a semiconductor product is disclosed. A first material is deposited onto a semiconductor product having a surface in which at least one trench is formed. A first layer is formed within the trench and on the surface of the semiconductor product outside the trench. A second material is deposited to form a second layer above the first layer outside the trench and the trench is filled. Chemical mechanical polishing is performed so that the second layer is removed above the first layer outside the trench and whereby the first layer is at least uncovered outside the trench. Residual first material of the first layer is removed by wet-chemical etching.
-
公开(公告)号:DE502004003175D1
公开(公告)日:2007-04-19
申请号:DE502004003175
申请日:2004-09-03
Applicant: INFINEON TECHNOLOGIES AG
Inventor: HELNEDER JOHANN , SCHWERD MARKUS , GOEBEL THOMAS , MITCHELL ANDREA , KOERNER HEINRICH , HOMMEL MARTINA
IPC: H01L21/768 , H01L23/532
Abstract: A multifunctional dielectric layer can be formed on a substrate, especially on an exposed metallic strip conductor system on a substrate. An additional metal layer is formed across the surface of the exposed metal strip conductors. The metal layer is then at least partially converted to a nonconducting metal oxide, the dielectric layer.
-
公开(公告)号:DE10337569A1
公开(公告)日:2005-03-24
申请号:DE10337569
申请日:2003-08-14
Applicant: INFINEON TECHNOLOGIES AG
Inventor: HELNEDER JOHANN , GOEBEL THOMAS , SCHWERD MARKUS , MITCHELL ANDREA , KOERNER HEINRICH , SECK MARTIN , DREXL STEFAN , KLEIN WOLFGANG , HOMMEL MARTINA
IPC: H01L23/485 , H01L23/532 , H01L23/522 , H01L21/768
Abstract: A connection arrangement having an outer conductive structure arranged at least partly or completely in a cutout of an electrical insulation layer is provided. An inner conductive structure is arranged at the bottom of the cutout on one side of the insulation layer. The inner conductive structure adjoins the outer conductive structure in a contact zone. A contact area is arranged at the outer conductive structure on the other side of the cutout. The contact zone and the contact area do not overlap. The bottom of the cutout is arranged to overlaps at least half of the contact area, to provide a step in the insulation layer at the edge of the cutout outside a main current path between the contact area and the inner conductive structure.
-
公开(公告)号:DE10360206B4
公开(公告)日:2008-05-29
申请号:DE10360206
申请日:2003-12-13
Applicant: INFINEON TECHNOLOGIES AG
Inventor: HELNEDER JOHANN , TORWESTEN HOLGER
IPC: C25D5/02 , H01L21/288 , H01L21/768 , H05K3/22 , H05K3/24
-
公开(公告)号:DE10341059A1
公开(公告)日:2005-04-14
申请号:DE10341059
申请日:2003-09-05
Applicant: INFINEON TECHNOLOGIES AG
Inventor: HELNEDER JOHANN , SCHWERD MARKUS , GOEBEL THOMAS , MITCHELL ANDREA , KOERNER HEINRICH , SECK MARTIN , TORWESTEN HOLGER
IPC: H01L21/02 , H01L21/316 , H01L23/522 , H01L27/01 , H01L27/08 , H01L21/822 , H01G9/042
Abstract: An integrated circuit and fabrication method are presented. The integrated circuit includes a capacitor containing a base electrode, a covering electrode, and a dielectric between the base and covering electrodes. The dielectric contains an oxide of a material contained in the base electrode, which may be produced by anodic oxidation. A peripheral edge of the dielectric is uncovered by the covering electrode. A base layer on the capacitor includes a cutout adjacent to the dielectric. During fabrication, the base layer protects the material of the base electrode that is to be anodically oxidized from chemicals, and also protects the surrounding regions from anodic oxidation. A precision resistor may be fabricated simultaneously with the capacitor.
-
公开(公告)号:DE10043560B4
公开(公告)日:2004-05-06
申请号:DE10043560
申请日:2000-09-01
Applicant: INFINEON TECHNOLOGIES AG
Inventor: HELNEDER JOHANN
-
公开(公告)号:DE10043560A1
公开(公告)日:2002-03-28
申请号:DE10043560
申请日:2000-09-01
Applicant: INFINEON TECHNOLOGIES AG
Inventor: HELNEDER JOHANN
Abstract: Method for producing a metal layer by electrochemical growth of the metal on a substrate comprises assigning a measuring head to the substrate on which the metal is deposited by electrochemical growth. The measuring head is on the side facing the metal with structures filled by deposition of the metal, and its characteristics vary as a function of the degree of filling of the metal in the structures. An Independent claim is also included for a device used for producing a metal layer by electrochemical growth of the metal on a substrate. Preferred Features: The measuring head is structurally combined with the substrate or forms the substrate. The measuring head is formed by a piezoelectric quartz (5) whose oscillating circuit characteristics vary as a function of the degree of filling. The measuring head is coated with platinum and the electrochemically deposited metal is copper.
-
公开(公告)号:DE10337569B4
公开(公告)日:2008-12-11
申请号:DE10337569
申请日:2003-08-14
Applicant: INFINEON TECHNOLOGIES AG
Inventor: HELNEDER JOHANN , GOEBEL THOMAS , SCHWERD MARKUS , MITCHELL ANDREA , KOERNER HEINRICH , SECK MARTIN , DREXL STEFAN , KLEIN WOLFGANG , HOMMEL MARTINA
IPC: H01L23/522 , H01L21/3205 , H01L21/60 , H01L21/768 , H01L23/485 , H01L23/532
Abstract: A connection arrangement having an outer conductive structure arranged at least partly or completely in a cutout of an electrical insulation layer is provided. An inner conductive structure is arranged at the bottom of the cutout on one side of the insulation layer. The inner conductive structure adjoins the outer conductive structure in a contact zone. A contact area is arranged at the outer conductive structure on the other side of the cutout. The contact zone and the contact area do not overlap. The bottom of the cutout is arranged to overlaps at least half of the contact area, to provide a step in the insulation layer at the edge of the cutout outside a main current path between the contact area and the inner conductive structure.
-
-
-
-
-
-
-
-
-