Abstract:
PROBLEM TO BE SOLVED: To provide an integrated circuit structure having a metal wiring opening up the possibilities of new applications such as an improvement in electrical characteristics such as a conformity to a reduction in the resistance of a conductive path and an increase in current requirements, especially the manufacture of passive components having good electrical characteristics, and provide its manufacturing method. SOLUTION: An integrated circuit structure 10 including at least three conductive structure levels 28, 42 and 52 with elongate conductive paths 34 and 48 arranged is manufactured by a single damascene. Thereby, via levels conventionally used are omitted, and various technical effects and the possibilities of new applications are produced. COPYRIGHT: (C)2007,JPO&INPIT
Abstract:
The invention relates to a method for reducing parasitic couplings in circuits in which dummy structures are embedded in previous production method steps. The invention aims at providing a method that makes it possible to improve decoupling values and reduce the degree of complexity of said method. This is achieved in that the dummy structures (3) are removed at least partly by means of etching steps and cavities (4) are produced.
Abstract:
An integrated circuit and fabrication method are presented. The integrated circuit includes a capacitor containing a base electrode, a covering electrode, and a dielectric between the base and covering electrodes. The dielectric contains an oxide of a material contained in the base electrode, which may be produced by anodic oxidation. A peripheral edge of the dielectric is uncovered by the covering electrode. A base layer on the capacitor includes a cutout adjacent to the dielectric. During fabrication, the base layer protects the material of the base electrode that is to be anodically oxidized from chemicals, and also protects the surrounding regions from anodic oxidation. A precision resistor may be fabricated simultaneously with the capacitor.
Abstract:
Ein Chip kann ein Substrat (104), einen in und/oder auf dem Substrat (104) angeordneten aktiven Bereich (106), in dem mindestens eine elektronische Komponente gebildet ist und ein Dielektrikum (108) über dem aktiven Bereich (106) aufweisen. Ein Verfahren zum Vereinzeln von einer Vielzahl von Chips (112) kann das Bilden von mindestens einem Vereinzelungsbereich (120) zwischen der Vielzahl von Chips (112) aufweisen, wobei jeder Vereinzelungsbereich (120) einen Randbereich (122) und einen Zentralbereich (124) aufweist, wobei in mindestens einem Zentralbereich (124) eine Metallstruktur (114) angeordnet ist. Ferner kann das Verfahren zum Vereinzeln von einer Vielzahl von Chips (114) das Bilden von mindestens einer Grabenstruktur (126) in dem Randbereich (122) zwischen der Vielzahl von Chips (112) aufweisen, wobei eine jeweilige Grabenstruktur (126) einen jeweiligen Zentralbereich (124) umgibt, und wobei die mindestens eine Grabenstruktur (126) zumindest durch das Dielektrikum (108) hindurch gebildet wird. Weiterhin kann das Verfahren ein nachfolgendes Vereinzeln der Vielzahl von Chips (112) entlang des mindestens einen Vereinzelungsbereichs (120) aufweisen.
Abstract:
Production of a through-contact (34) comprises forming an insulating layer (56), forming a contact opening (76) in a contact region extending from the second main side (59) of the insulating layer up to a first strip conductor (18) and opening into a trench, and filling the contact opening with a conducting material (78) to produce the through-contact and a second strip conductor (10) so that the width of the second strip conductor can be fitted in a self-adjusting manner to the size of the through-contact. An Independent claim is also included for the through-contact formed by the above process. Preferred Features: The step of filling the contact opening comprises also filling the trench for the second strip conductor with the conducting material to produce the second strip conductor. The insulating layer is produced by forming a further insulating layer, forming a trench for the first strip conductor in a main side of the further insulating layer, filling the trench with a conducting material to form the first strip conductor, applying the insulating layer on the main side of the further insulating layer, and forming the trench for the second strip conductor in the main side of the insulating layer lying opposite the further insulating layer.
Abstract:
According to the invention, in order to produce an integrated semiconductor product comprising integrated metal-insulator-metal capacitors, a dielectric protective layer (5) and a dielectric auxiliary layer (16) are first deposited on a first electrode (2). Said protective layer and said auxiliary layer (16) are then removed (17) from the region above the first electrode, and a dielectric layer (6) is produced, the pile of metallic strips (7, 8, 9) for the second electrode being applied to said dielectric layer. The metal-insulator-metal capacitor is then structured according to known etching methods. Dielectric capacitor layers consisting of freely selectable materials and having any thickness can be formed in this way. The present invention is especially advantageous in that it enables via holes to be etched in a significantly more simple manner than according to prior art, as the remaining dielectric capacitor layer covering the metallic strips does not need to be etched through.