-
公开(公告)号:JP2010282637A
公开(公告)日:2010-12-16
申请号:JP2010157075
申请日:2010-07-09
Applicant: Qualcomm Inc , クゥアルコム・インコーポレイテッドQualcomm Incorporated
Inventor: SIH GILBERT C , ZOU QUIZHEN , JHA SANJAY K , KANG INYUP , LIN JIAN , MOTIWALA QUAEED , JOHN DEEPU , ZHANG LI , ZHANG HAITAO , LEE WAY-SHING , SAKAMAKI CHARLES E , KANTAK PRASHANT A
CPC classification number: G06F12/0886 , G06F9/30036 , G06F9/30105 , G06F9/30112 , G06F9/3012 , G06F9/30141 , G06F9/30149 , G06F9/3016 , G06F9/30167 , G06F9/3816 , G06F9/3885 , G06F9/3893 , G06F15/7807
Abstract: PROBLEM TO BE SOLVED: To provide a digital signal processor which enhances performance and availability. SOLUTION: A DSP includes a set of three data buses over which data may be exchanged with a register bank 120 and three data memories 102, 103 and 104. The register bank 120 may be used that includes registers accessible by at least two processing units 128 and 130. An instruction fetch unit 156 may include that receives instructions of variable length stored in an instruction memory 152. The instruction memory 152 may be separated from the set of three data memories 102, 103 and 104. COPYRIGHT: (C)2011,JPO&INPIT
Abstract translation: 要解决的问题:提供一种提高性能和可用性的数字信号处理器。 解决方案:DSP包括一组三条数据总线,数据可以通过该组三个数据总线与寄存器组120和三个数据存储器102,103和104进行交换。可以使用寄存器组120,其包括可由至少两个 处理单元128和130.指令提取单元156可以包括接收存储在指令存储器152中的可变长度的指令。指令存储器152可以与三组数据存储器102,103和104分离。 :(C)2011,JPO&INPIT
-
公开(公告)号:JP2009152616A
公开(公告)日:2009-07-09
申请号:JP2009000324
申请日:2009-01-05
Applicant: Qualcomm Inc , クゥアルコム・インコーポレイテッドQualcomm Incorporated
Inventor: BAZARJANI SEYFOLLAH , ZHANG HAITAO , ZOU QUIZHEN , JHA SANJAY
IPC: H01L21/822 , H01L25/18 , H01L23/31 , H01L23/52 , H01L25/065 , H01L25/07 , H01L27/04
CPC classification number: H01L25/0657 , G01R31/2853 , H01L23/3128 , H01L24/48 , H01L24/49 , H01L24/73 , H01L25/18 , H01L2224/05554 , H01L2224/05599 , H01L2224/06164 , H01L2224/06165 , H01L2224/32145 , H01L2224/32225 , H01L2224/45099 , H01L2224/48145 , H01L2224/48227 , H01L2224/49171 , H01L2224/49175 , H01L2224/73265 , H01L2224/85399 , H01L2225/06506 , H01L2225/0651 , H01L2225/06582 , H01L2924/00014 , H01L2924/14 , H01L2924/141 , H01L2924/143 , H01L2924/1435 , H01L2924/145 , H01L2924/15311 , H01L2924/19041 , H01L2924/00 , H01L2924/00012 , H01L2224/45015 , H01L2924/207
Abstract: PROBLEM TO BE SOLVED: To provide a technique that assembles an analog circuit and a digital circuit on separate dies and laminates the dies in a single package to form a mixed-signal IC that provides many benefits. SOLUTION: The analog circuit and digital circuit are mounted on two separate dies using a different IC process suitable for different types of circuits. Thereafter, the analog die 130 and digital die 120 are integrated (laminated), and are encapsulated in the single package 110. Bonding pads 112, 122, 124, 132, 134 are provided to interconnect the dies and connect the dies to external pins. The bonding pads 112, 122, 124, 132, 134 can be positioned and arranged in a method supplying a required connectivity while minimizing the die region quantities required for mounting the pads. The connectivity between the dies can be tested together with a serial bus interface. COPYRIGHT: (C)2009,JPO&INPIT
Abstract translation: 要解决的问题:提供一种在单独的管芯上组装模拟电路和数字电路的技术,并且将单个封装中的管芯叠层以形成提供许多益处的混合信号IC。 解决方案:模拟电路和数字电路使用适合不同类型电路的不同IC工艺安装在两个独立的裸片上。 此后,将模拟管芯130和数字管芯120集成(层叠),并被封装在单个封装件110中。提供接合焊盘112,122,124,132,134以互连模具并将管芯连接到外部引脚。 接合焊盘112,122,124,132,134可以以提供所需连接性的方式定位和布置,同时最小化安装焊盘所需的管芯区域数量。 模块之间的连接可以与串行总线接口一起测试。 版权所有(C)2009,JPO&INPIT
-
3.
公开(公告)号:ES2358623T3
公开(公告)日:2011-05-12
申请号:ES08013899
申请日:1999-09-03
Applicant: QUALCOMM INC
Inventor: KANG INYUP , ZOU QUIZHEN , SIH GILBERT C
IPC: G01S5/00 , G01S1/00 , G01S1/04 , G01S19/23 , G01S19/25 , G01S19/30 , G01S19/48 , H04M1/725 , H04Q7/34
Abstract: Dispositivo movil (10) que comprende un receptor configurado para recibir una primera senal de un satelite, incluyendo la primera senal un mensaje de navegacion extendido con una secuencia PN; un correlacionador para correlacionar primeras muestras de senale con varios desfase de la secuencia PN; y caracterizado por: un integrador coherente (104) configurado para integrar coherentemente los productos de correlacion resultantes para un intervalo de integracion coherente particular, en el cual, cuando el intervalo de integracion coherente abarca un limite de datos del mensaje de navegacion, la integracion coherente se divide en una seccion anterior al limite de datos del mensaje de navegacion y una seccion posterior al limite de datos del mensaje de navegacion.
-
公开(公告)号:DE69925720T2
公开(公告)日:2006-03-16
申请号:DE69925720
申请日:1999-03-04
Applicant: QUALCOMM INC
Inventor: SIH C , ZOU QUIZHEN , JHA K , KANG INYUP , LIN JIAN , MOTIWALA QUAEED , JOHN DEEPU , ZHANG LI , ZHANG HAITAO , LEE WAY-SHING , SAKAMAKI E , KANTAK A
Abstract: A circuit for digital signal processing calls for the use of a variable length instruction set. An exemplary DSP includes a set of three data buses (108, 110, 112) over which data may be exchanged with a register bank (120) and three data memories (102, 103, 104). A register bank (120) may be used that has registers accessible by at least two processing units (128, 130). An instruction fetch unit (156) may be included that receives instructions of variable length stored in an instruction memory (152). The instruction memory (152) may be separate from the set of three data memories (102, 103, 104).
-
公开(公告)号:AT297567T
公开(公告)日:2005-06-15
申请号:AT99911150
申请日:1999-03-04
Applicant: QUALCOMM INC
Inventor: SIH GILBERT C , ZOU QUIZHEN , JHA SANJAY K , KANG INYUP , LIN JIAN , MOTIWALA QUAEED , JOHN DEEPU , ZHANG LI , ZHANG HAITAO , LEE WAY-SHING , SAKAMAKI CHARLES E , KANTAK PRASHANT A
Abstract: A circuit for digital signal processing calls for the use of a variable length instruction set. An exemplary DSP includes a set of three data buses (108, 110, 112) over which data may be exchanged with a register bank (120) and three data memories (102, 103, 104). A register bank (120) may be used that has registers accessible by at least two processing units (128, 130). An instruction fetch unit (156) may be included that receives instructions of variable length stored in an instruction memory (152). The instruction memory (152) may be separate from the set of three data memories (102, 103, 104).
-
公开(公告)号:AU767051B2
公开(公告)日:2003-10-30
申请号:AU4251400
申请日:2000-03-30
Applicant: QUALCOMM INC
Inventor: AGRAWAL AVNEESH , ZOU QUIZHEN
IPC: H04B1/7093 , H04B1/7075 , H04B1/7077 , H04B1/708 , H04B1/707
Abstract: A novel and improved method and apparatus for searching is described. Channel data is despread utilizing a matched filter structure. The in-phase and quadrature amplitudes of the despreading delivered to coherent accumulators to sum for a programmable duration of time. The amplitude accumulations are squared and summed to produce an energy measurement. The energy measurement is accumulated for a second programmable time to perform non-coherent accumulation. The resulting value is used to determine the likelihood of a pilot signal at that offset. Each matched filter structure comprises an N-value shift register for receiving data, a programmable bank of taps to perform despreading and optional Walsh decovering, and an adder structure to sum the resulting filter tap calculations.
-
公开(公告)号:AU763169B2
公开(公告)日:2003-07-17
申请号:AU6027699
申请日:1999-09-03
Applicant: QUALCOMM INC
Inventor: SIH GILBERT C , ZOU QUIZHEN
Abstract: The present invention is a novel and improved method and apparatus for performing position location in wireless communications system. One embodiment of the invention comprises a method of performing position location in a wireless subscriber unit having a local oscillator, including the steps of receiving a position location request, acquiring a timing signal when a sufficient period of time has elapsed since the local oscillator has been corrected and correcting said local oscillator using a correction signal based on said timing signal, substantially freezing the correction signal, performing a position location procedure using the local oscillator with the correction signal applied, and ending said position location procedure.
-
公开(公告)号:BR0009344A
公开(公告)日:2002-12-31
申请号:BR0009344
申请日:2000-03-30
Applicant: QUALCOMM INC
Inventor: AGRAWAL AVNEESH , ZOU QUIZHEN
IPC: H04B1/7093 , H04B1/7075 , H04B1/7077 , H04B1/708 , H04B1/707
Abstract: A novel and improved method and apparatus for searching is described. Channel data is despread utilizing a matched filter structure. The in-phase and quadrature amplitudes of the despreading delivered to coherent accumulators to sum for a programmable duration of time. The amplitude accumulations are squared and summed to produce an energy measurement. The energy measurement is accumulated for a second programmable time to perform non-coherent accumulation. The resulting value is used to determine the likelihood of a pilot signal at that offset. Each matched filter structure comprises an N-value shift register for receiving data, a programmable bank of taps to perform despreading and optional Walsh decovering, and an adder structure to sum the resulting filter tap calculations.
-
公开(公告)号:BR9913551A
公开(公告)日:2002-04-23
申请号:BR9913551
申请日:1999-09-02
Applicant: QUALCOMM INC
Inventor: ZOU QUIZHEN , SIH GILBERT C , EDMONSTON BRIAN S
IPC: G01S1/00 , G01S5/00 , G01S19/09 , G01S19/23 , G01S19/24 , G01S19/25 , G01S19/29 , G01S19/30 , G01S19/46 , H04Q7/34 , H04Q7/38 , G01S5/14
Abstract: The present invention is a novel and improved method and apparatus for performing position location in wireless communications system. In one embodiment the invention comprises a method in a subscriber unit (10) for performing position location in a CDMA wireless communications system having a base station (12), the method comprising: receiving a position location request containing aiding information from the base station (12) over a first receive frequency; in response to the position location request, tuning a receiver (52, 54, 102, 104) of the subscriber unit (10) away from the first receive frequency to a position location frequency in order to receive position location information; and receiving information over the position location frequency and using the received information to perform a position location procedure, the method being characterized by: including data transition boundary information in the aiding information.
-
公开(公告)号:AU6243699A
公开(公告)日:2000-03-27
申请号:AU6243699
申请日:1999-09-03
Applicant: QUALCOMM INC
Inventor: ZOU QUIZHEN , SIH GILBERT C , KANG INYUP
IPC: G01S1/00 , G01S1/04 , G01S5/00 , G01S19/23 , G01S19/25 , G01S19/30 , G01S19/48 , H04M1/725 , H04Q7/34 , G01S5/14
Abstract: A mobile device (10) comprises a receiver and a coherent integrator (104), wherein the receiver is configured to receive a first signal from a satellite, the first signal including a navigation message. The coherent integrator is configured to coherently integrate first signal samples for a particular coherent integration interval. When the coherent integration interval straddles a data boundary of the navigation message, the coherent integration is divided into a section before the data boundary of the navigation message and a section after the data boundary of the navigation message
-
-
-
-
-
-
-
-
-