中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

8 records (took 0.016 seconds)

    Data processing system with address translator arrangement
    5.
    发明专利
    Data processing system with address translator arrangement 未知

    公开(公告)号：CH617523A5

    公开(公告)日：1980-05-30

    申请号：CH532977

    申请日：1977-04-28

    Applicant: IBM

    Inventor： BIRNEY RICHARD EUGENE ,  DAVIS MICHAEL IAN ,  GRAYBIEL LYNN ALLAN ,  KAHN SAMUEL ,  OSBORNE WILLIAM STEESE ,  HOOD ROBERT ALLEN ,  BOURKE DONALL GERRAID

    IPC: G06F12/02 ,  G06F9/36

    Abstract: In a data processing system with translation of the logic addresses, predetermined in the programs, into the physical addresses necessary for memory access, special devices are provided by means of which flexible allocation of address areas for various categories of information or various types of programs is possible. The address translator arrangement has a separate translator unit (stack 0... stack 7) for each address area. In addition, an arrangement (20...35) for storing various address keys for various categories of information and for outputting one of these keys each on the basis of present memory access control signals is provided. One of the translator units is then in each case selected with the aid of the output address key by means of an additional selection device (40). This makes it possible to obtain different physical addresses from the same logic address during the translation, dependently on which category of information is to be accessed at the time and dependently on the address key in each case allocated to the category of information.

    Data processing system in which keys are used for memory access
    6.
    发明专利
    Data processing system in which keys are used for memory access 未知

    公开(公告)号：CH613789A5

    公开(公告)日：1979-10-15

    申请号：CH533077

    申请日：1977-04-28

    Applicant: IBM

    Inventor： BIRNEY RICHARD EUGENE ,  DABIS MICHAEL IAN ,  GRAYBIEL LYNN ALLAN ,  HOOD ROBERT ALLEN ,  KAHN SAMUEL ,  OSBORNE WILLIAM STEESE ,  MCDERMOTT THOMAS STEPHEN ,  WISE LARRY EDWARD

    IPC: G06F9/312 ,  G06F12/14 ,  G06F13/12 ,  G06F9/06

    Abstract: In the data processing system, one section each (32, 33, 34, 35) of a key register is provided for different types of memory access. A selection circuit (20), the data inputs of which are connected to the key register sections and the control inputs of which are connected to memory access selection signal lines (22, 23, 24, 25) of one or more processors, can be used to select an active memory access key in each case, depending on the type of access. An additional section (31) of the key register is provided for cycle-stealing accesses (memory accesses by a peripheral device without formal program interrupt) and connected to a data input of the selection circuit (20) so that an active memory access key can be selected by means of access signals on a selection signal line (21), connected to another control input of the selection circuit, of an input/output channel mechanism, also including I/O cycle stealing accesses.

    ADDRESS KEY REGISTER LOAD/STORE INSTRUCTION SYSTEMS
    7.
    发明专利
    ADDRESS KEY REGISTER LOAD/STORE INSTRUCTION SYSTEMS 未知

    公开(公告)号：AU2474777A

    公开(公告)日：1978-11-09

    申请号：AU2474777

    申请日：1977-05-02

    Applicant: IBM

    Inventor： BIRNEY RICHARD EUGENE ,  DAVIS MICHAEL IAN ,  GRAYBIEL LYNN ALLAN ,  HOOD ROBERT ALLEN ,  OSBORNE WILLIAM STEESE ,  KAHN SAMUEL

    IPC: G06F9/312 ,  G06F11/00 ,  G06F12/14 ,  G06F13/12 ,  G06F21/24 ,  G06F13/06

    Abstract: The disclosure describes instruction operated controls for loading or storing address key values into or from one or more address key register sections in a key-register-controlled addressing system. The controls load or store one or all key register sections of an address key register (AKR) in a processor from or to a word in either a main memory or a general purpose register (GPR). Both the load or store controls are operated by the same instruction format, in which one field indicates whether the operation is to be a load or store of the designated AKR section(s). Another field designates one AKR section, or all AKR sections, which are to be loaded or stored. A still further field designates whether the operation is to be from or to main memory or a GPR. The disclosure provides circuits which operate with microcode to perform these operations.

Patent Agency Ranking