-
公开(公告)号:DE102004021401A1
公开(公告)日:2005-11-24
申请号:DE102004021401
申请日:2004-04-30
Applicant: INFINEON TECHNOLOGIES AG
Inventor: GUTSCHE MARTIN ULRICH , SEIDL HARALD , MOLL PETER
IPC: H01L21/02 , H01L21/822 , H01L21/8234 , H01L21/8242 , H01L27/08 , H01L27/108
Abstract: The present invention relates to a stacked capacitor array and a fabrication method for a stacked capacitor array having a multiplicity of stacked capacitors, an insulator keeping at least two adjacent stacked capacitors mutually spaced apart, so that no electrical contact can arise between them and the stacked capacitors are mechanically stabilized.
-
公开(公告)号:DE102004040796A1
公开(公告)日:2005-10-20
申请号:DE102004040796
申请日:2004-08-23
Applicant: INFINEON TECHNOLOGIES AG
Inventor: GUTSCHE MARTIN ULRICH , SEIDL HARALD , REHLAENDER ROLAND
IPC: H01L21/02 , H01L21/8239 , H01L27/08 , H01L27/105
Abstract: Micro-electronic capacitor structure (100) comprises a primary conducting layer (101), a dielectric layer (102) and a second conducting layer (103). The dielectric layer consists of a lanthanide or actinide metal oxide.
-
公开(公告)号:DE102004005694B3
公开(公告)日:2005-10-06
申请号:DE102004005694
申请日:2004-02-05
Applicant: INFINEON TECHNOLOGIES AG
Inventor: SEIDL HARALD
IPC: H01L21/334 , H01L21/822 , H01L21/8242 , H01L27/08 , H01L27/108 , H01L29/76 , H01L29/94 , H01L31/119
Abstract: The present invention provides a trench capacitor, particularly for use in a semiconductor memory cell, having a trench which is formed in a semiconductor substrate; a first conductive capacitor plate which is situated in and/or next to the trench; a second conductive capacitor plate which is situated in the trench; a dielectric layer, which is situated between the first and second capacitor plates, as capacitor dielectric; and an insulating collar in the upper region of the trench. At least one layer of the first first conductive capacitor plate and/or of the second conductive capacitor plate is made of a material from the class containing the metal borides, metal phosphides and metal antimonides of the transition metals from the secondary groups IV, V and VI of the periodic table.
-
公开(公告)号:DE10344039A1
公开(公告)日:2005-04-14
申请号:DE10344039
申请日:2003-09-23
Applicant: INFINEON TECHNOLOGIES AG
Inventor: REISINGER HANS , GUTSCHE MARTIN , SEIDL HARALD , GORDON ROY
IPC: H01L21/28 , H01L27/115 , H01L29/51 , H01L29/792
Abstract: An electrically programmable non-volatile memory based on threshold-changing MOSFETs comprises a charge-storing layer made from a compound of the formula: HfO xN y. An independent claim is also included for the production of an electrically programmable non-volatile memory based on threshold-changing MOSFETs.
-
公开(公告)号:DE10334547A1
公开(公告)日:2005-03-10
申请号:DE10334547
申请日:2003-07-29
Applicant: INFINEON TECHNOLOGIES AG
Inventor: KUDELKA STEPHAN , SAENGER ANNETTE , SEIDL HARALD , POPP MARTIN
IPC: H01L21/20 , H01L21/334 , H01L21/8242 , H01L27/108
-
公开(公告)号:DE10248980B4
公开(公告)日:2004-11-11
申请号:DE10248980
申请日:2002-10-21
Applicant: INFINEON TECHNOLOGIES AG
Inventor: SEIDL HARALD , GUTSCHE MARTIN
IPC: C23C16/02 , C23C16/04 , C23C16/40 , C23C16/44 , C23C16/455 , H01L21/316 , H01L21/334 , H01L21/8242 , H01L21/28
Abstract: Production of structured silicon dioxide layers on process surfaces arranged perpendicular or slanted towards a substrate surface comprises preparing a substrate (4) with a relief in a process chamber, forming a starter layer (17) with leaving groups substituted by hydroxyl groups on sections of the process surfaces which extend from the substrate surface up to a determined covering depth of the relief, and applying tris(tert.-butoxy)silanol to the substrate so that a silicon dioxide layer (18) is selectively grown on the starter layer.
-
公开(公告)号:DE10216614B4
公开(公告)日:2004-06-17
申请号:DE10216614
申请日:2002-04-15
Applicant: INFINEON TECHNOLOGIES AG
Inventor: HECHT THOMAS , BIRNER ALBERT , SEIDL HARALD , SCHROEDER UWE , JAKSCHIK STEFAN , GUTSCHE MARTIN
IPC: C25D11/02 , C25D11/32 , H01L21/316 , H01L21/8242 , H01L21/318 , H01L21/3105 , H01L27/108
Abstract: Production of a thin dielectric layer (2) on a conducting substrate (1) comprises applying a thin dielectric layer on the substrate, placing in an electrochemical cell (5) filled with an electrolyte (9) and having two electrodes (6, 7), connecting the substrate with the first electrode and the second electrode with the electrolyte, and applying an electrical potential between the electrodes. The current flow between the electrolyte and substrate is controlled in an electrochemical process and is adjusted by the dielectric layer, preferably in the region of defect sites. An Independent claim is also included for an arrangement of a substrate and a dielectric layer.
-
公开(公告)号:DE10219123B4
公开(公告)日:2004-06-03
申请号:DE10219123
申请日:2002-04-29
Applicant: INFINEON TECHNOLOGIES AG
Inventor: SEIDL HARALD , GUTSCHE MARTIN , HECHT THOMAS , JAKSCHIK STEFAN , KUDELKA STEPHAN , SCHROEDER UWE , SCHMEIDE MATTHIAS
IPC: H01L21/311 , H01L21/8242 , H01L21/8239
Abstract: Process for structuring ceramic layers on semiconductor substrates comprises depositing a ceramic layer on a semiconductor substrate, sealing the deposited ceramic layer, forming impurity sites in sections, and treating the ceramic layer with an etching medium, in which the ceramic layer is removed from the substrate in the sections provided with the impurity sites.
-
公开(公告)号:DE10219123A1
公开(公告)日:2003-11-13
申请号:DE10219123
申请日:2002-04-29
Applicant: INFINEON TECHNOLOGIES AG
Inventor: SEIDL HARALD , GUTSCHE MARTIN , HECHT THOMAS , JAKSCHIK STEFAN , KUDELKA STEPHAN , SCHROEDER UWE , SCHMEIDE MATTHIAS
IPC: H01L21/311 , H01L21/8242 , H01L21/8239
Abstract: Process for structuring ceramic layers on semiconductor substrates comprises depositing a ceramic layer on a semiconductor substrate, sealing the deposited ceramic layer, forming impurity sites in sections, and treating the ceramic layer with an etching medium, in which the ceramic layer is removed from the substrate in the sections provided with the impurity sites.
-
公开(公告)号:DE10203674A1
公开(公告)日:2003-08-14
申请号:DE10203674
申请日:2002-01-30
Applicant: INFINEON TECHNOLOGIES AG
Inventor: HECHT THOMAS , SEIDL HARALD , LUETZEN JOERN , BIRNER ALBERT , SAENGER ANNETTE , BEITEL GERHARD
IPC: H01L21/02 , H01L21/28 , H01L21/314 , H01L21/8242 , H01L29/51 , H01L27/108 , H01L29/18
Abstract: Disclosed is a semiconductor component that is substantially made from a silicon material and has an insulating layer, for example, in the form of a gate insulating layer for an MOS transistor or in the form of an insulating layer of a storage cell for a dynamic component. The insulating layer preferably consists of a dielectric material whose band gap is greater than the band gap of SiO2. Materials having a metal-fluorine compound such as lithium fluoride are used in the production of the component. Particularly thin insulating layers can be produced with the disclosed material..
-
-
-
-
-
-
-
-
-