Abstract:
An edge connector includes a first row of golden fingers and a second row of golden fingers. The first row of golden fingers is adjacent to a plugging end of the edge connector, and the second row of golden fingers is adjacent to the first row of golden fingers. In a plugging direction of the edge connector, each golden finger in the first row of golden fingers has a first end proximate to the plugging end and a second end opposite to the first end. A first end of a grounded golden finger in the first row of golden fingers is protruded from other golden fingers, and second ends of two or more than two golden fingers in the first row of golden fingers are not aligned with each other.
Abstract:
A high-frequency signal line includes a body with a first layer level and a second layer level; a signal line including a first line portion provided at the first layer level, a second line portion provided at the second layer level, and a first interlayer connection connecting the first line portion and the second line portion; a first ground conductor including a first ground portion provided at the first layer level; a second ground conductor including a second ground portion provided at the second layer level; and a second interlayer connection connecting the first ground portion and the second ground portion. A distance between the first interlayer connection and the second interlayer connection is not less than a maximum distance between the first line portion and the first ground portion and is not less than a maximum distance between the second line portion and the second ground portion.
Abstract:
A printed circuit board (“PCB”) includes a first pattern structure, a second pattern structure, a third pattern structure, and a fourth pattern structure. The first pattern structure includes a first ground pattern. The second pattern structure includes a first line pattern overlapping the first ground pattern and a second ground pattern electrically insulated from the first line pattern. The third pattern structure includes a third ground pattern overlapping the first line pattern and a second line pattern overlapping the second ground pattern. The fourth pattern structure includes a fourth ground pattern overlapping the second line pattern. Therefore, the PCB may decrease noise.
Abstract:
A multi-layer circuit member includes first and second electrically connected reference regions. At least a portion of a signal conductor is in proximity to the first region and a circuit component is in proximity to the second region. An area of increased impedance exists between the first and second electrically connected regions.
Abstract:
An electrical connector is to be connected to a mating connector. The electrical connector includes a circuit board member formed of an insulation plate member; and a holding member for holding the circuit board member. The circuit board member includes a connecting portion to be connected with a mating connector of the mating connector. The connecting portion includes a pair of conductive band portions and a first insulation region disposed between the conductive band portions.
Abstract:
Cable assembly including a carrier board having a terminating side and a mounting side that face in opposite directions. The terminating side includes a contact array of electrical contacts. The mounting side includes a mating array of electrical contacts. The contact array and the mating array are interconnected to each other through conductive pathways of the carrier board. The contact array along the terminating side overlaps with the mating array along the mounting side. The carrier board is configured to be mounted onto an electrical component having a two-dimensional array. The cable assembly also includes a plurality of cables having cable end portions that are coupled to the carrier board. The cable assembly includes a shield assembly that extends over the terminating side and covers the cable end portions and the contact array.
Abstract:
A print circuit board includes a first layer on which a land is formed, a second layer on which an analog signal pattern and a first ground pattern are wired, a third layer on which a digital signal pattern and a second ground pattern are wired, and a fourth layer on which a third ground pattern is wired. The digital signal pattern is vertically sandwiched between the first ground pattern and the third ground pattern. The analog signal pattern and digital signal pattern are arranged without overlapping each other on the projection plane. The analog signal pattern and second ground pattern are arranged so as to overlap each other.
Abstract:
To improve noise immunity of a semiconductor device. A wiring substrate of a semiconductor device includes a first wiring layer where a wire is formed to which signals are sent, and a second wiring layer that is mounted adjacent to the upper layer or the lower layer of the first wiring layer. The second wiring layer includes a conductor plane where an aperture section is formed at a position overlapped with a portion of the wire 23 in the thickness direction, and a conductor pattern that is mounted within the aperture section of the conductor plane. The conductor pattern includes a main pattern section (mesh pattern section) that is isolated from the conductor plane, and plural coupling sections that couple the main pattern section and the conductor plane.
Abstract:
A microelectronic package can include a substrate and a microelectronic element. The substrate can include terminals comprising at least first power terminals and other terminals in an area array at a surface of the substrate. The substrate can also include a power plane element electrically coupled to the first power terminals. The area array can have a peripheral edge and a continuous gap between the terminals extending inwardly from the peripheral edge in a direction parallel to the surface. The terminals on opposite sides of the gap can be spaced from one another by at least 1.5 times a minimum pitch of the terminals. The power plane element can extend within the gap from at least the peripheral edge at least to the first power terminals. Each first power terminal can be separated from the peripheral edge by two or more of the other terminals.
Abstract:
A power source terminal and a ground terminal for a semiconductor integrated circuit are connected to a conductor pattern through a capacitor. The conductor pattern is connected, through a filter, to a plane conductor connected to neither a ground plane nor a power source plane. Thus, a common mode noise arising from between the power source and the ground is caused to flow into the plane conductor. This reduces the common mode noise flowing in the ground and the power source of the printed wiring board, which relatively act as antennas.