-
11.
公开(公告)号:KR1020080028653A
公开(公告)日:2008-04-01
申请号:KR1020060094217
申请日:2006-09-27
Applicant: 삼성전자주식회사
IPC: H01L27/115
CPC classification number: H01L45/06 , C04B35/56 , C04B35/573 , C04B2235/3817 , C04B2235/3839 , C04B2235/3843 , C04B2235/40 , C04B2235/402 , C04B2235/404 , C04B2235/405 , C04B2235/408 , C04B2235/428 , G11C13/0004 , H01L27/2436 , H01L45/1233 , H01L45/144 , H01L45/1625 , H01L45/1675 , H01L45/1683
Abstract: A chalcogenide compound target, a method for forming the same, and a method for manufacturing a phase-change memory device are provided to increase a resistance and crystalline temperature of a phase change material layer by forming the phase change material layer with the same. A first powder including a germanium carbide or germanium is formed. A second powder including an antimony carbide or antimony is formed. A third powder including a tellurium carbide or tellurium is formed. The powder including the first, second, and third powders(S20) is mixed. The mixed powder is dried(S30). The mixed powder is sintered(S50).
Abstract translation: 提供硫属化物化合物靶,其形成方法和相变存储装置的制造方法,通过形成相变材料层来提高相变材料层的电阻和结晶温度。 形成包含碳化锗或锗的第一粉末。 形成包含锑化锑或锑的第二粉末。 形成包括碳化碲或碲的第三粉末。 混合包含第一,第二和第三粉末的粉末(S20)。 将混合粉末干燥(S30)。 将混合粉末烧结(S50)。
-
公开(公告)号:KR102099879B1
公开(公告)日:2020-04-10
申请号:KR1020130050102
申请日:2013-05-03
Applicant: 삼성전자주식회사
IPC: G11C11/15 , H01L27/115 , H01L21/8247
-
公开(公告)号:KR1020160065332A
公开(公告)日:2016-06-09
申请号:KR1020140168738
申请日:2014-11-28
Applicant: 삼성전자주식회사
IPC: H01L21/027
CPC classification number: H01L21/31144 , H01L21/0337 , H01L21/76897 , H01L23/544 , H01L2223/5442 , H01L2223/54426 , H01L2223/5446 , H01L21/0274
Abstract: 본발명은키 패턴들의형성방법및 이를이용한반도체소자의제조방법에관한것으로, 본발명은셀 영역상에게이트패턴들을형성함과동시에스크라이브레인영역상에게이트패턴들보다더 큰폭 및더 큰피치를갖는키 패턴들을형성할수 있다. 이로써, 키패턴들내부에보이드의발생을줄일수 있으며, 키패턴들의기울어짐현상을방지할수 있다. 나아가, 게이트패턴들양측에콘택플러그들을형성시, 키패턴들을잘못판독하는(misreading) 문제를개선할수 있다.
Abstract translation: 本发明涉及一种形成键图案的方法和使用该图案的半导体器件的制造方法。 本发明可以形成在单元区域上的栅极图案,同时形成具有比划线路区域上的栅极图案更宽的宽度和更高的间距的键图案,从而减少了键图案内的空隙的产生,并且防止了 关键模式。 此外,在形成栅极图案的两侧的接触插塞时,可以解决读取键图案的问题。
-
14.
公开(公告)号:KR1020120008295A
公开(公告)日:2012-01-30
申请号:KR1020100069071
申请日:2010-07-16
Applicant: 삼성전자주식회사
IPC: G11C11/15 , H01L21/8247 , H01L27/115
CPC classification number: G11C11/161 , G11C11/15 , G11C13/0004 , H01L43/12 , H01L45/04
Abstract: PURPOSE: A pattern structure, a forming method thereof, and a method for manufacturing a semiconductor device using the same are provided to prevent a hard mask pattern from being consumed by inputting oxygen in an etching process. CONSTITUTION: A magnetic material layer(12) with at least one magnetic material is formed on a substrate. A hard mask pattern(16) including metal is formed on the magnetic material layer. A magnetic pattern is formed by plasma-reactive-etching the magnetic material layer using etching gas mixed with fluoride containing gas and ammonia gas and oxygen gas.
Abstract translation: 目的:提供图形结构,其形成方法以及使用其的半导体器件的制造方法,以防止在蚀刻工艺中通过输入氧而消耗硬掩模图案。 构成:在基板上形成具有至少一种磁性材料的磁性材料层(12)。 在磁性材料层上形成包括金属的硬掩模图案(16)。 通过使用与含氟化物气体和氨气和氧气混合的蚀刻气体等离子体反应刻蚀磁性材料层来形成磁性图案。
-
公开(公告)号:KR1020100000927A
公开(公告)日:2010-01-06
申请号:KR1020080060610
申请日:2008-06-26
Applicant: 삼성전자주식회사
IPC: H01L27/115 , H01L21/8247
CPC classification number: H01L45/06 , H01L27/2409 , H01L45/1233 , H01L45/143 , H01L45/144 , H01L45/1683
Abstract: PURPOSE: A method of manufacturing a phase-change memory device is provided to improve thermal stability of a phase change memory device by separating a programming region contacting a first electrode from the programming region of the phase change memory. CONSTITUTION: A lower interlayer dielectric layer is formed on a substrate(100). A first electrode(205) buried into the lower interlayer dielectric layer is formed. A mold layer has a trench which is expanded along a first direction while exposing the first electrode on the lower interlayer dielectric layer. A phase change material layer is formed on a mold layer while filling the trench. A second electrode(240) on the phase change material layer and is expanded in second direction. The phase change material layer is formed by removing a mold film and the phase change material layer which is exposed to the second electrode.
Abstract translation: 目的:提供一种制造相变存储器件的方法,通过将接触第一电极的编程区域与相变存储器的编程区域分开来提高相变存储器件的热稳定性。 构成:在衬底(100)上形成下层的介电层。 形成埋在下层间介电层中的第一电极(205)。 模具层具有沿着第一方向扩展的沟槽,同时暴露下层间介电层上的第一电极。 在填充沟槽的同时,在模具层上形成相变材料层。 相变材料层上的第二电极(240),并且在第二方向上扩展。 相变材料层通过去除模具膜和暴露于第二电极的相变材料层而形成。
-
公开(公告)号:KR1020090089652A
公开(公告)日:2009-08-24
申请号:KR1020080014940
申请日:2008-02-19
Applicant: 삼성전자주식회사
IPC: H01L27/115 , H01L21/8247
CPC classification number: H01L45/143 , G11C13/0004 , G11C2213/51 , G11C2213/72 , G11C2213/79 , H01L27/2409 , H01L27/2436 , H01L27/2463 , H01L45/06 , H01L45/12 , H01L45/1233 , H01L45/126 , H01L45/144 , H01L45/16 , H01L45/1675 , H01L21/28052
Abstract: A nonvolatile memory device and a forming method thereof are provided to implement a phase change memory reducing a reset current by controlling a composition ratio of a metal nitride film between the phase change material pattern and the electrode. A bottom electrode(110) is formed on a semiconductor substrate(100). A phase change material pattern(120) is formed on the bottom electrode. The adhesive pattern(130) is formed on the phase change material pattern. An upper electrode(140) is formed on the adhesive pattern. The adhesive pattern is a conductor including the nitrogen. The adhesive pattern and the upper electrode include the metal nitride layer or metal-oxynitride layer.
Abstract translation: 提供非易失性存储器件及其形成方法,以通过控制相变材料图案和电极之间的金属氮化物膜的组成比来实现减少复位电流的相变存储器。 底部电极(110)形成在半导体衬底(100)上。 在底部电极上形成相变材料图案(120)。 粘合剂图案(130)形成在相变材料图案上。 在粘合剂图案上形成上电极(140)。 粘合剂图案是包括氮的导体。 粘合剂图案和上电极包括金属氮化物层或金属 - 氧氮化物层。
-
17.
公开(公告)号:KR100873878B1
公开(公告)日:2008-12-15
申请号:KR1020060094225
申请日:2006-09-27
Applicant: 삼성전자주식회사
IPC: H01L27/115 , H01L21/8247
CPC classification number: G11C13/0004 , G11C2213/35 , H01L27/2409 , H01L27/2436 , H01L45/06 , H01L45/1233 , H01L45/143 , H01L45/144 , H01L45/1616 , H01L45/1625 , H01L45/1641 , H01L45/1658 , H01L45/1675 , H01L45/1683
Abstract: In a method of manufacturing a phase-change memory unit, a lower electrode electrically connected to a contact region is formed on a substrate. A preliminary phase-change material layer is formed on the lower electrode using a chalcogenide compound doped with carbon, or carbon and nitrogen. A phase-change material layer is obtained by doping a stabilizing metal into the preliminary phase-change material layer. An upper electrode is formed on the phase-change material layer. Since the phase-change material layer may have improved electrical characteristics, stability of phase transition and thermal stability, the phase-change memory unit may have reduced set resistance, enhanced durability, improved reliability, increased sensing margin, reduced driving current, etc.
Abstract translation: 在制造相变存储单元的方法中,电连接到接触区域的下电极形成在基板上。 使用掺杂有碳或碳和氮的硫族化合物在下电极上形成初步相变材料层。 相变材料层通过将稳定金属掺杂到初步相变材料层中而获得。 上电极形成在相变材料层上。 由于相变材料层可具有改善的电特性,相变稳定性和热稳定性,所以相变存储器单元可具有减小的设定电阻,增强的耐久性,改善的可靠性,增加的感测裕量,减小的驱动电流等。
-
公开(公告)号:KR1020080016120A
公开(公告)日:2008-02-21
申请号:KR1020060077808
申请日:2006-08-17
Applicant: 삼성전자주식회사
IPC: H01L27/115
CPC classification number: H01L45/06 , H01L45/1233 , H01L45/143 , H01L45/144
Abstract: A phase-change memory device and a manufacturing method thereof are provided to improve a retention characteristic by using a phase-change material comprising Sb of 22.2 or more. A phase-change material is formed between a bottom electrode(110) and a top electrode(130). The phase-change material comprises Sb of 22,2 at.% or more in a phase diagram of a ternary system containing Ge, Sb and Te. The phase-change material comprises Ge of 16.6 to 22.2 at.%, Sb of 22.2 to 41.6 at.% and Te of 41.6 to 55.5 at.%. The phase-change material contains at least one selected from the group consisting of B, C, N and O.
Abstract translation: 提供了一种相变存储器件及其制造方法,通过使用包含22.2以上的Sb的相变材料来提高保持特性。 在底部电极(110)和顶部电极(130)之间形成相变材料。 相变材料在含有Ge,Sb和Te的三元体系的相图中包含22.2原子%以上的Sb。 相变材料包含Ge为16.6〜22.2原子%,Sb为22.2〜41.6原子%,Te为41.6〜55.5原子%。 相变材料含有选自B,C,N和O中的至少一种。
-
-
公开(公告)号:KR101746615B1
公开(公告)日:2017-06-14
申请号:KR1020100071061
申请日:2010-07-22
Applicant: 삼성전자주식회사
IPC: H01L27/115 , H01L21/8247
CPC classification number: H01L27/228 , G11C11/161 , H01L43/08 , H01L43/10
Abstract: 본발명은수직자화층을용이하게형성할수 있는자기메모리소자를제공한다. 본발명의일실시예에따른자기메모리소자는, 제1 씨드층; 제1 씨드층상에위치하고, 제1 씨드층의표면에대하여 결정방향으로성장한제2 씨드층; 및제2 씨드층상에위치하고, 제2 씨드층의표면에대하여 결정방향으로성장한주자성층;을포함한다.
Abstract translation: 本发明提供了一种能够容易地形成垂直磁化层的磁存储器件。 根据本发明实施例的磁存储器件包括:第一种子层; 第二种子层,其位于第一种子层上并且相对于第一种子层的表面在<002>晶体方向上生长; 以及位于晶种层上并且相对于第二晶种层的表面在<002>晶体方向上生长的棱镜层。
-
-
-
-
-
-
-
-
-