-
公开(公告)号:DE69826015T2
公开(公告)日:2005-09-15
申请号:DE69826015
申请日:1998-07-17
Applicant: SYMETRIX CORP , INFINEON TECHNOLOGIES AG
Inventor: SCHINDLER GUNTHER , HARTNER WALTER , MAZURE CARLOS , SOLAYAPPAN NARAYAN , JOSHI VIKRAM , DERBENWICK F
IPC: C23C18/12 , H01L21/314 , H01L21/316
Abstract: A liquid precursor containing a metal is applied to a first electrode, dried in air at a first temperature of 160 DEG C. and then a second temperature of 260 DEG C., RTP baked at a temperature of 300 DEG C. in oxygen, RTP baked at a temperature of 650 DEG C. in nitrogen, and annealed at a temperature of 800 DEG C. in nitrogen to form a strontium bismuth tantalate layered superlattice material. A second electrode is deposited and then the device is patterned to form a capacitor, and a second anneal is performed at a temperature of 800 DEG C. in nitrogen. Alternatively, the second anneal may be performed in oxygen at a temperature of 600 DEG C. or less. In this manner, a high electronic quality thin film of a layered superlattice material is fabricated without a high-temperature oxygen anneal.
-
公开(公告)号:DE50007463D1
公开(公告)日:2004-09-23
申请号:DE50007463
申请日:2000-12-08
Applicant: INFINEON TECHNOLOGIES AG
Inventor: BEITEL DR , SAENGER DR , HARTNER WALTER
Abstract: Production of a structured layer comprises preparing a pre-structured substrate; applying a precious metal and a donor material containing an additive which is not a precious metal in two or more layers onto the substrate; heat treating the layers at 400-800 degrees C so that the additive diffuses into the precious metal; and chemical-mechanical polishing the alloying layer.
-
公开(公告)号:DE59709925D1
公开(公告)日:2003-05-28
申请号:DE59709925
申请日:1997-09-19
Applicant: INFINEON TECHNOLOGIES AG
Inventor: HARTNER WALTER , SCHINDLER GUENTHER , MAZURE-ESPEJO CARLOS
IPC: H01L21/28 , H01L21/02 , H01L21/3205 , H01L21/768 , H01L21/8242 , H01L21/8246 , H01L27/10 , H01L27/108 , H01L29/92
Abstract: The invention relates to a semiconductor device for integrated circuits with a stack cell located in an insulating layer (2) having a plug (1) filled contact hole (8) with a capacitor with a lower electrode (5) turned towards the plug (1), a paraelectric or ferroelectric dielectric (6) and an upper electrode (7). A barrier layer (3) is located between the plug (1) and the lower electrode (5). Said layer is surrounded by a silicon nitride collar (4) preventing effective oxidation of barrier layer (3).
-
公开(公告)号:DE59708837D1
公开(公告)日:2003-01-09
申请号:DE59708837
申请日:1997-09-19
Applicant: INFINEON TECHNOLOGIES AG
Inventor: HARTNER WALTER , SCHINDLER GUENTHER , BRUCHHAUS RAINER , PRIMIG ROBERT
IPC: H01L21/8247 , C23C14/34 , H01L21/314 , H01L21/316 , H01L21/3205 , H01L21/822 , H01L21/8242 , H01L27/04 , H01L27/10 , H01L27/108 , H01L27/115 , H01L27/11502 , H01L29/788 , H01L29/792
Abstract: The process provides a multistage procedure, in which, in the first step the layer is sputtered at low temperature, in the second step an RTP process is carried out in an inert atmosphere at medium or high temperature, and in the third step the layer is heat treated in an atmosphere containing oxygen at low or medium temperature. The levels of heating are considerably reduced compared with conventional processes, so that when the process is being employed for producing an integrated memory cell it is possible to prevent oxidation of an underlying barrier layer.
-
公开(公告)号:DE10116875A1
公开(公告)日:2002-10-17
申请号:DE10116875
申请日:2001-04-04
Applicant: INFINEON TECHNOLOGIES AG
Inventor: HARTNER WALTER , KROENKE MATTHIAS , WEINRICH VOLKER
IPC: H01L21/02 , H01L21/8246 , H01L27/115 , H01L27/11502 , H01L27/11507 , H01L21/8239
Abstract: Production of an integrated ferroelectric storage device comprises depositing an intermediate oxide (2); forming a ferroelectric capacitor module (1) on the intermediate oxide; structuring; and depositing a hydrogen diffusion barrier (10) on the structured module. Preferred Features: An oxygen barrier lying between the lower capacitor electrode (4) and the plug (8) of the module is formed during the structuring of the capacitor. The hydrogen diffusion barrier is made from a non-conducting material.
-
公开(公告)号:DE10041685A1
公开(公告)日:2002-03-21
申请号:DE10041685
申请日:2000-08-24
Applicant: INFINEON TECHNOLOGIES AG
Inventor: HARTNER WALTER , SCHINDLER GUENTHER , GABRIC ZVONIMIR
IPC: H01L27/105 , H01L21/02 , H01L21/768 , H01L21/8242 , H01L21/8246 , H01L27/108 , H01L21/8239
Abstract: Production of a microelectronic component comprises: (i) forming a storage capacitor containing a first electrode, a second electrode and a ferroelectric or paraelectric dielectric on a substrate; and (ii) forming a barrier on the capacitor to prevent the hydrogen passing through. The hydrogen barrier is produced by forming a silicon oxide layer (41), tempering the capacitor and at least a part of the silicon oxide layer, and applying a barrier layer (42) to the tempered silicon oxide layer. Preferred Features: At least a part of the barrier layer is applied in a hydrogen-free deposition process. A first partial layer of the barrier layer is initially applied followed by a second partial layer of silicon nitride. The silicon nitride layer is deposited using a low pressure microwave process. The silicon oxide layer has partial layers (411, 412).
-
公开(公告)号:DE10000005C1
公开(公告)日:2001-09-13
申请号:DE10000005
申请日:2000-01-03
Applicant: INFINEON TECHNOLOGIES AG
Inventor: KASTNER MARCUS , SCHINDLER GUENTHER , HARTNER WALTER , DEHM CHRISTINE
IPC: H01L21/316 , H01L21/02 , H01L21/318 , H01L21/8242 , H01L21/8246 , H01L27/105 , H01L27/108 , H01L21/8239
Abstract: A switching transistor (2) is formed on a semiconductor substrate (1). An insulating layer (4) is applied, with a first layer (5) preventing hydrogen ingress. A memory condenser coupled with the transistor is added. It includes a lower (7) and upper electrode (9), with intervening metal oxide-containing layer (8). In a vertical etching stage, the insulation layer outside the storage condenser is removed to a set depth, laying bare the first barrier layer. On the storage condenser, insulating layer and first barrier layer, a second barrier layer (10) is applied, especially blocking hydrogen ingress. Preferred etching methods and materials employed are claimed.
-
公开(公告)号:DE19929306A1
公开(公告)日:2001-04-05
申请号:DE19929306
申请日:1999-06-25
Applicant: INFINEON TECHNOLOGIES AG
Inventor: HINTERMAIER FRANK , HARTNER WALTER , SCHINDLER GUENTHER
IPC: C23C16/04 , C23C16/18 , H01L21/02 , H01L21/285 , H01L21/3205 , C23C16/06 , H01L21/8239
-
公开(公告)号:DE102020216456B4
公开(公告)日:2022-10-13
申请号:DE102020216456
申请日:2020-12-22
Applicant: INFINEON TECHNOLOGIES AG
Inventor: HELLWIG RAPHAEL , AMOS PHILIP , HARTNER WALTER
IPC: H01L23/367 , H01L23/495
Abstract: Schaltungsanordnung mit folgenden Merkmalen:einer Chip-Anordnung, die eine Umverteilungsschichtstruktur, einen Halbleiterchip, ein Vergussmaterial und Lötkontakte aufweist, wobei der Halbleiterchip und die Vergussmasse auf einer Seite der Umverteilungsschichtstruktur angeordnet sind, wobei der Halbleiterchip in das Vergussmaterial eingebettet ist, und wobei die Lötkontakte auf der anderen Seite der Umverteilungsschichtstruktur angeordnet sind, wobei die Lötkontakte über Leiterstrukturen der Umverteilungsschichtstruktur mit Anschlüssen des Halbleiterchips elektrisch leitfähig verbunden sind; undeiner thermischen Schnittstelle auf einer von den Lötkontakten abgewandten Seite der Chip-Anordnung, die ausgelegt ist, um Wärme von einer Rückseite des Halbleiterchips abzuführen, wobei die thermische Schnittstelle zumindest eine HF-Absorptionsschicht aufweist, die ausgelegt ist, um elektromagnetische Strahlung bei einer Betriebsfrequenz des Halbleiterchips zu absorbieren,wobei die zumindest eine HF-Absorptionsschicht für eine durch den Betrieb des Halbleiterchips in Richtung der HF-Absorptionsschicht abgegebene elektromagnetische Leckstrahlung solche Absorptionsverluste aufweist, dass bei einer Totalreflexion an der von der Chip-Anordnung beabstandeten Seite der thermischen Schnittstelle maximal 10% dieser Leckstrahlung zu der Chip-Anordnung zurück gelangen.
-
公开(公告)号:DE102020113232A1
公开(公告)日:2021-11-18
申请号:DE102020113232
申请日:2020-05-15
Applicant: INFINEON TECHNOLOGIES AG
Inventor: HARTNER WALTER , RIEDER BERNHARD
Abstract: Eine Hochfrequenz-Vorrichtung umfasst ein Verkapselungsmaterial und einen in das Verkapselungsmaterial eingebetteten Hochfrequenz-Chip, wobei der Hochfrequenz-Chip eine erste Hauptfläche und eine zweite Hauptfläche aufweist. Die Hochfrequenz-Vorrichtung umfasst ferner eine über der ersten Hauptfläche des Hochfrequenz-Chips und dem Verkapselungsmaterial angeordnete elektrische Umverteilungsschicht und eine in der Umverteilungsschicht ausgebildete Hochfrequenz-Antenne, die dazu ausgelegt ist, in einer von der zweiten Hauptfläche zu der ersten Hauptfläche weisenden Richtung Signale abzustrahlen und/oder in einer von der ersten Hauptfläche zu der zweiten Hauptfläche weisenden Richtung Signale zu empfangen. Die Hochfrequenz-Vorrichtung umfasst ferner eine unterhalb der Hochfrequenz-Antenne angeordnete und in das Verkapselungsmaterial eingebettete Mikrowellenkomponente mit einer elektrisch leitenden Wandstruktur.
-
-
-
-
-
-
-
-
-