Electronic arrangement
    1.
    发明公开
    Electronic arrangement 审中-公开
    Elektronische Anordnung

    公开(公告)号:EP2490256A1

    公开(公告)日:2012-08-22

    申请号:EP11155173.5

    申请日:2011-02-21

    CPC classification number: H01L25/072 H01L23/62 H01L2924/0002 H01L2924/00

    Abstract: The present invention relates to an electronic arrangement, comprising an electronic device (12) being located in an electric conduct (18), and a switching means (20) for disconnecting said conduct (18) or for closing a failure conduct (22) bypassing the electronic device (12), wherein the switching means (20) is activatable by heat impact, and wherein the electronic device (12) and the switching means (20) are connected by a connection (24) comprising a high energy material (28), the high energy material (28) being adapted to transfer activation energy from the electronic device (12) to the switching means (20). This electrical arrangement (10) provides improved safety properties with respect to a failure in the electronic device.

    Abstract translation: 电子装置技术领域本发明涉及一种电子装置,其包括位于电气导体(18)中的电子装置(12)和用于断开所述导体(18)或用于闭合旁路故障导线(22)的开关装置(20) 所述电子设备(12),其中所述切换装置(20)可通过热冲击来激活,并且其中所述电子设备(12)和所述切换装置(20)通过包括高能材料(28)的连接(24)连接, ),所述高能材料(28)适于将活化能从所述电子设备(12)传递到所述切换装置(20)。 该电气装置(10)相对于电子装置的故障提供改进的安全性能。

    Power semiconductor arrangement
    3.
    发明公开
    Power semiconductor arrangement 审中-公开
    功率半导体布置

    公开(公告)号:EP2544229A1

    公开(公告)日:2013-01-09

    申请号:EP11172958.8

    申请日:2011-07-07

    Abstract: The present invention relates to a power semiconductor arrangement (10) comprising a power semiconductor device (12), having an emitter electrode and a collector electrode, wherein the collector electrode is electrically connected to a lower electrode (14) and wherein the emitter electrode is electrically connected to an upper electrode (16), wherein the arrangement (10) further comprises a failure mode contact element (30) and a low temperature melting material (28), the low temperature melting material (28) being arranged between the failure mode contact element (30) and the semiconductor device (12), wherein the failure mode contact element (30) is spring loaded towards the low temperature melting material (28) and comprises at least one contact portion (32) being spaced apart from the lower electrode (14) in a distance being smaller or equal than the thickness of the low temperature melting material (28) in a regular working mode of the power semiconductor arrangement (10). A power semiconductor arrangement (10) according to the invention provides an improved failure mode.

    Abstract translation: 本发明涉及包括具有发射极电极和集电极电极的功率半导体器件(12)的功率半导体装置(10),其中集电极电极电连接到下电极(14),并且其中发射极电极是 (10)还包括故障模式接触元件(30)和低温熔化材料(28),所述低温熔化材料(28)布置在所述故障模式 (30)和所述半导体器件(12),其中所述故障模式接触元件(30)朝向所述低温熔融材料(28)被弹簧加载并且包括至少一个接触部分(32),所述接触部分 在所述功率半导体装置(10)的正常工作模式下,所述电极(14)的距离小于或等于所述低温熔化材料(28)的厚度。 根据本发明的功率半导体装置(10)提供了改进的故障模式。

    A semiconductor device
    4.
    发明公开
    A semiconductor device 审中-公开
    Halbleiterbauelement

    公开(公告)号:EP2485256A2

    公开(公告)日:2012-08-08

    申请号:EP11163114.9

    申请日:2011-04-20

    Abstract: The invention relates to a semiconductor device (1). In order to obtain a small and simple semiconductor device with efficient cooling, a first electrically conducting cooling element (2) is in contact with the first electrodes (8) of the semiconductor elements (4) for forwarding a heat load from the semiconductor elements (4) and for electrically connecting the first electrodes (8) of the semiconductor elements to an external apparatus. A second electrically conducting cooling element (3) is in contact with the second electrodes (13) of the semiconductor elements (4) for forwarding a heat load from the semiconductor elements (4) and for electrically connecting the second electrodes of the semiconductor elements (4) to an external apparatus. The semiconductor device (1) comprises an interface (12) which is electrically connected to gates of the semiconductor elements (4) for external control of the state of the semiconductor elements.

    Abstract translation: 本发明涉及半导体器件(1)。 为了获得具有有效冷却的小而简单的半导体器件,第一导电冷却元件(2)与半导体元件(4)的第一电极(8)接触,用于转发来自半导体元件的热负荷( 并且用于将半导体元件的第一电极(8)电连接到外部设备。 第二导电冷却元件(3)与半导体元件(4)的第二电极(13)接触,用于从半导体元件(4)传递热负载并用于电连接半导体元件的第二电极( 4)到外部设备。 半导体器件(1)包括与半导体元件(4)的栅极电连接的接口(12),用于外部控制半导体元件的状态。

    Electrical terminal, electronic circuit module with an electrical terminal and corresponding method of manufacturing thereof
    7.
    发明公开
    Electrical terminal, electronic circuit module with an electrical terminal and corresponding method of manufacturing thereof 审中-公开
    的电气端子的电子开关模块与用于制备电端子和相应的方法及其

    公开(公告)号:EP2302674A1

    公开(公告)日:2011-03-30

    申请号:EP09171570.6

    申请日:2009-09-29

    CPC classification number: H01L23/49811 H01L25/072 H01L2924/0002 H01L2924/00

    Abstract: The invention relates to an electrical terminal (10) for an electronic circuit module, the terminal consisting of an electrical contact device (16) for externally contacting the electronic circuit module, the contact device (16) being electrically and mechanically interconnected with an integrally formed base element (14) for electrically contacting a metallised substrate (12) of the electronic circuit module when the terminal (10) is mounted on said metallised substrate (12). According to the invention the thickness of the thickness of the electrical contact device (16) is larger or at least partially larger than the thickness of the base element (14). The invention further relates to an electronic circuit module comprising at least one electrical terminal (10) and a method for manufacturing an electrical terminal (10).

    Abstract translation: 本发明涉及在电端子(10),用于在电子电路模块,该终端用于从外部接触电子电路模块由...组成的电接触装置(16)的,所述接触装置(16)被电并在一体地形成机械互连 基座元件(14),用于电接触所述电子电路模块的金属化基片(12)当该终端(10)被安装在所述金属化的底物(12)。 。根据本发明的电接触装置(16)的厚度的厚度为大于或至少比所述基座元件(14)的部分厚度大。 本发明涉及进一步对电子电路模块,其包括至少一个电端子(10)和用于制造电端子(10)的方法。

    Power semiconductor module
    8.
    发明公开
    Power semiconductor module 审中-公开
    功率半导体模块

    公开(公告)号:EP2290680A1

    公开(公告)日:2011-03-02

    申请号:EP09168783.0

    申请日:2009-08-27

    Abstract: A power semiconductor module comprising at least one power semiconductor element (1, 1', 1") mounted on a substrate (2) and a base plate (3) thermally connected to the substrate (2) by a joint material (4) having a melting point lower than the operating temperature of the power semiconductor module.

    Abstract translation: 一种功率半导体模块,包括安装在基板(2)上的至少一个功率半导体元件(1,1',1“)和通过接合材料(4)热连接到基板(2)的基板(3) 熔点低于功率半导体模块的工作温度。

    A semiconductor device
    9.
    发明公开
    A semiconductor device 无效
    半导体器件

    公开(公告)号:EP2485256A3

    公开(公告)日:2018-01-03

    申请号:EP11163114.9

    申请日:2011-04-20

    Abstract: The invention relates to a semiconductor device (1). In order to obtain a small and simple semiconductor device with efficient cooling, a first electrically conducting cooling element (2) is in contact with the first electrodes (8) of the semiconductor elements (4) for forwarding a heat load from the semiconductor elements (4) and for electrically connecting the first electrodes (8) of the semiconductor elements to an external apparatus. A second electrically conducting cooling element (3) is in contact with the second electrodes (13) of the semiconductor elements (4) for forwarding a heat load from the semiconductor elements (4) and for electrically connecting the second electrodes of the semiconductor elements (4) to an external apparatus. The semiconductor device (1) comprises an interface (12) which is electrically connected to gates of the semiconductor elements (4) for external control of the state of the semiconductor elements.

    Abstract translation: 本发明涉及一种半导体器件(1)。 为了获得具有高效冷却的小而简单的半导体器件,第一导电冷却元件(2)与半导体元件(4)的第一电极(8)接触,用于从半导体元件( 4)并且用于将半导体元件的第一电极(8)电连接到外部装置。 第二导电冷却元件(3)与半导体元件(4)的第二电极(13)接触,用于传递来自半导体元件(4)的热负载并用于电连接半导体元件(4)的第二电极 4)到外部设备。 半导体器件(1)包括与半导体元件(4)的栅极电连接的接口(12),用于外部控制半导体元件的状态。

    Power semiconductor arrangement
    10.
    发明公开
    Power semiconductor arrangement 审中-公开
    Leistungshalbleiteranordnung

    公开(公告)号:EP2530711A1

    公开(公告)日:2012-12-05

    申请号:EP11168071.6

    申请日:2011-05-30

    CPC classification number: H01L23/62 H01L25/072 H01L2924/0002 H01L2924/00

    Abstract: The present invention relates to a power semiconductor arrangement comprising a power semiconductor device (14), having an emitter electrode and a collector electrode, wherein the collector electrode is electrically connected to a lower electrode (16) and the emitter electrode is electrically connected to an upper electrode (18), wherein the power semiconductor device (14) is arranged to at least one further power semiconductor device in parallel. In order to allow the power semiconductor arrangement (10) to provide an electrical short-circuit mode after a failure event having an improved reliability as well as durability, the arrangement (10) further comprises a high energy material (34) being connected to the power semiconductor device (14) and being connected to at least one failure current bypass unit (36, 54, 70), the failure current bypass unit (36, 54, 70) being arranged in parallel to the power semiconductor device (14) and being activatable by the high energy material (34) to form a current bypass.

    Abstract translation: 本发明涉及一种功率半导体装置,包括具有发射电极和集电极的功率半导体器件(14),其中集电极电连接到下电极(16),并且发射极电连接到 上电极(18),其中所述功率半导体器件(14)被并行布置至至少一个另外的功率半导体器件。 为了允许功率半导体布置(10)在具有改善的可靠性和耐久性的故障事件之后提供电短路模式,所述布置(10)还包括高能材料(34),其连接到 功率半导体器件(14)并且连接到至少一个故障电流旁路单元(36,54,70),故障电流旁路单元(36,54,70)与功率半导体器件(14)并联布置,并且 可由高能材料(34)激活以形成电流旁路。

Patent Agency Ranking