PROCESS FLOW FOR CAPACITANCE ENHANCEMENT IN A DRAM TRENCH
    1.
    发明申请
    PROCESS FLOW FOR CAPACITANCE ENHANCEMENT IN A DRAM TRENCH 审中-公开
    DRAM TRENCH中电容增强的工艺流程

    公开(公告)号:WO0245131A3

    公开(公告)日:2003-05-15

    申请号:PCT/US0144626

    申请日:2001-11-28

    CPC classification number: H01L27/1087 H01L28/84 Y10S438/964

    Abstract: Methods forming a trench region of a trench capacitor structure having increase surface area are provided. One method includes the steps of forming a discontinuous polysilicon layer (43) on exposed walls of a lower trench region, the discontinuous polysilicon layer having gaps (44) therein which expose portions of said substrate; oxidizing the lower trench region such that the exposed portions of said substrate provided by the gaps in the discontinuous polysilicon layer are oxidized into oxide material which forms a smooth and wavy layer with the discontinuous polysilicon layer; and etching said oxide material so as to form smooth hemispherical grooves (46) on the walls of the trench region.

    Abstract translation: 提供了形成具有增加的表面积的沟槽电容器结构的沟槽区域的方法。 一种方法包括以下步骤:在下沟槽区域的暴露壁上形成不连续的多晶硅层(43),所述不连续的多晶硅层在其中具有暴露所述衬底部分的间隙(44) 氧化下沟槽区域,使得由不连续多晶硅层中的间隙提供的所述衬底的暴露部分被氧化成与不连续多晶硅层形成平滑波浪层的氧化物材料; 并蚀刻所述氧化物材料,以在沟槽区域的壁上形成平滑的半球状凹槽(46)。

    NEGATIVE ION IMPLANT MASK FORMATION FOR SELF-ALIGNED, SUBLITHOGRAPHIC RESOLUTION PATTERNING FOR SINGLE-SIDED VERTICLE DEVICE FORMATION
    2.
    发明申请
    NEGATIVE ION IMPLANT MASK FORMATION FOR SELF-ALIGNED, SUBLITHOGRAPHIC RESOLUTION PATTERNING FOR SINGLE-SIDED VERTICLE DEVICE FORMATION 审中-公开
    用于自对准的负离子植入物掩模形成,用于单面垂直装置形成的分层解析图案

    公开(公告)号:WO0247157A3

    公开(公告)日:2003-01-30

    申请号:PCT/US0144920

    申请日:2001-11-29

    CPC classification number: H01L27/10867

    Abstract: A process for fabricating a single-sided semiconductor deep trench structure filled with polysilicon trench fill material includes the following steps. Form a thin film, silicon nitride, barrier layer over the trench fill material. Deposit a thin film of an amorphous silicon masking layer over the barrier layer. Perform an angled implant into portions of the amorphous silicon masking layer which are not in the shadow of the deep trench. Strip the undoped portions of the amorphous silicon masking layer from the deep trench. Then strip the newly exposed portions of barrier layer exposing a part of the trench fill polysilicon surface and leaving the doped, remainder of the amorphous silicon masking layer exposed. Counterdope the exposed part of the trench fill material. Oxidize exposed portions of the polysilicon trench fill material, and then strip the remainder of the masking layer.

    Abstract translation: 用于制造填充有多晶硅沟槽填充材料的单面半导体深沟槽结构的工艺包括以下步骤。 在沟槽填充材料上形成薄膜,氮化硅,阻挡层。 在阻挡层上沉积非晶硅掩模层的薄膜。 对非深度沟槽阴影的非晶硅掩模层的部分进行成角度的注入。 从深沟槽剥离非晶硅掩模层的未掺杂部分。 然后剥离暴露部分沟槽填充多晶硅表面的势垒层的新暴露部分,并且使非晶硅掩模层的掺杂剩余部分露出。 反映出暴露部分的沟槽填充材料。 氧化多晶硅沟槽填充材料的暴露部分,然后剥离掩模层的其余部分。

    CONTROL OF SEPERATION BETWEEN TRANSFER GATE AND STORAGE NODE IN VERTICAL DRAM
    3.
    发明申请
    CONTROL OF SEPERATION BETWEEN TRANSFER GATE AND STORAGE NODE IN VERTICAL DRAM 审中-公开
    控制在垂直DRAM中的转移栅和存储节点之间的分离

    公开(公告)号:WO0225729A2

    公开(公告)日:2002-03-28

    申请号:PCT/US0126232

    申请日:2001-08-22

    CPC classification number: H01L27/10867 H01L27/10864

    Abstract: A high density plasma deposition process for eliminating or reducing a zipper-like profile of opened-up voids in a poly trench fill by controlling separation between a transfer gate and storage node in a vertical DRAM, comprising: etching a recess or trench into poly Si of a semiconductor chip; forming a pattern of SiN liner using a mask transfer process for formation of a single sided strap design; removing the SiN liner and etching adjacent collar oxide away from a top part of the trench; depositing a high density plasma (HDP) polysilicon layer in the trench by flowing either SiH4 or SiH4 + H2 in an inert ambient; employing a photores ist in the trench and removing the high density plasma polysilicon layer from a top surface of the semiconductor to avoid shorting in the gate conductor either by spinning on resist and subsequent chemical mechanical polishing or chemical mechanical downstream etchback of the polysilicon layer; and stripping the photoresist and depositing a top trench oxide by high density plasma.

    Abstract translation: 一种高密度等离子体沉积工艺,用于通过控制垂直DRAM中的转移栅极和存储节点之间的分离来消除或减少多沟槽填充物中的开放空隙的拉链状轮廓,包括:将凹槽或沟槽蚀刻成多晶硅 的半导体芯片; 使用掩模转移工艺形成SiN衬垫的图案以形成单面带设计; 去除SiN衬垫并且蚀刻邻近的环氧化物远离沟槽的顶部; 通过在惰性环境中流过SiH4或SiH4 + H2,在沟槽中沉积高密度等离子体(HDP)多晶硅层; 在沟槽中采用光电池,并从半导体的顶表面去除高密度等离子体多晶硅层,以避免通过在抗蚀剂上旋转和随后的多晶硅层的化学机械抛光或化学机械下游回蚀而在栅极导体中短路; 并剥离光致抗蚀剂并通过高密度等离子体沉积顶部沟槽氧化物。

Patent Agency Ranking