GYROSCOPE AND IMAGE SENSOR SYNCHRONIZATION
    233.
    发明申请
    GYROSCOPE AND IMAGE SENSOR SYNCHRONIZATION 审中-公开
    GYROSCOPE和图像传感器同步

    公开(公告)号:US20160341579A1

    公开(公告)日:2016-11-24

    申请号:US15226812

    申请日:2016-08-02

    Abstract: In a method of gyroscope operation, at an input of a gyroscope, a synchronization signal provided by an image sensor is received. The synchronization signal is associated with the capture of a portion of an image frame by the image sensor. Responsive to receipt of the synchronization signal by the gyroscope, the gyroscope generates gyroscope data that is substantially synchronized in time with the synchronization signal. The gyroscope outputs the gyroscope data for use in stabilization of the portion of the image frame.

    Abstract translation: 在陀螺仪操作的方法中,在陀螺仪的输入处,接收由图像传感器提供的同步信号。 同步信号与由图像传感器捕获图像帧的一部分相关联。 陀螺仪响应于通过陀螺仪接收到同步信号,产生与同步信号基本上同步的陀螺仪数据。 陀螺仪输出陀螺仪数据,用于稳定图像帧的部分。

    STRUCTURE TO REDUCE BACKSIDE SILICON DAMAGE
    235.
    发明申请
    STRUCTURE TO REDUCE BACKSIDE SILICON DAMAGE 有权
    结构减少背面的硅损坏

    公开(公告)号:US20160318757A1

    公开(公告)日:2016-11-03

    申请号:US14699094

    申请日:2015-04-29

    Abstract: A method of forming an IC (integrated circuit) device is provided. The method includes receiving a first wafer including a first substrate and including a plasma-reflecting layer disposed on an upper surface thereof. The plasma-reflecting layer is configured to reflect a plasma therefrom. A dielectric protection layer is formed on a lower surface of a second wafer, wherein the second wafer includes a second substrate. The second wafer is bonded to the first wafer, such that a cavity is formed between the plasma-reflecting layer and the dielectric protection layer. An etch process is performed with the plasma to form an opening extending from an upper surface of the second wafer and through the dielectric protection layer into the cavity. A resulting structure of the above method is also provided.

    Abstract translation: 提供一种形成IC(集成电路)装置的方法。 该方法包括接收包括第一基板的第一晶片,并且包括设置在其上表面上的等离子体反射层。 等离子体反射层被配置为从其反射等离子体。 介电保护层形成在第二晶片的下表面上,其中第二晶片包括第二基板。 第二晶片被接合到第一晶片,使得在等离子体反射层和介电保护层之间形成空腔。 用等离子体进行蚀刻工艺以形成从第二晶片的上表面延伸并通过介电保护层进入空腔的开口。 还提供了上述方法的结果。

    Etching cavity structures in silicon under dielectric membrane
    240.
    发明授权
    Etching cavity structures in silicon under dielectric membrane 有权
    在介电膜下的硅蚀刻腔结构

    公开(公告)号:US09157807B2

    公开(公告)日:2015-10-13

    申请号:US12456910

    申请日:2009-06-24

    Abstract: A semiconductor device includes a semiconductor layer (2) and a dielectric stack (3) on the semiconductor layer. A plurality of etchant openings (24-1,2 . . . ) are formed through the dielectric stack (3) for passage of etchant for etching a plurality of overlapping sub-cavities (4-1,2 . . . ), respectively. The etchant is introduced through the etchant openings to etch a composite cavity (4) in the semiconductor layer by simultaneously etching the plurality of overlapping sub-cavities into the semiconductor layer.

    Abstract translation: 半导体器件包括在半导体层上的半导体层(2)和电介质叠层(3)。 多个蚀刻剂开口(24-1,2 ...)通过电介质叠层(3)形成,用于通过蚀刻剂,以分别蚀刻多个重叠的子腔(4-1,2 ...)。 通过蚀刻剂开口引入蚀刻剂,以通过同时将多个重叠子腔同时蚀刻到半导体层中来蚀刻半导体层中的复合空腔(4)。

Patent Agency Ranking